

Make it for a Song!



The New Maplin Matinée

Amazing Value For Only £299.95 + £99.50 for cabinet if required.

Easy to build Latest technology means less cost less components and 80% less wiring. Comparable with organs selling for up to £1,000,00. Two 49-note manuals 13 note nedalboard All organ voices drawbars Presel vorces Banjo, Accordion, Sustain on both manuals, and pedalboard Electronic rotor, fast and slow Vibrato and Delayed vibrato Reverb Manual and Auto Wah Glide (Hawarran Guitar Sound) Single linger chording plus memory 30 Rhythms! 8-instrument voicing Major, Minor and Seventh chords Unique walking bass lines with each rhythm Unique countermelody line with each rhythm Truly amazing value for money. Full construction details in Electronics & Music Maker magazine.



The complete buyers' guide to electronic components. With over 300 pages it's a comprehensive guide to electronic components with thousands of photographs and illustrations and page after page of invaluable data. Get a copy now: it's the one catalogue you can't allord to be without

salished I may return the catalogue to money retunded. If you live outside th or 12 International Reply Coupons Lenctore £1.25	
Name	
Address	

Posl this coupon now for your copy of our 1981



Maplin Electronic Supplies Ltd.
All mail to P.O. Box 3. Rayleigh. Essex SS6 BLR.
Telephone. Southend (0702):554155. Sales (0702):55291.

onojos 189 161 King Street Hammeismith London W6 Telephone (01. 748 0926 284 London Road. Westchiff on Sea. Essex. Telephone. Southend (0702. 554000 Both shops closed Mondays.

selektor	4-01	
transistor match maker This is a device capable of picking matched transistor pairs from a whole pile of 'possibles', and all within seconds. Two transistors will ba 'matched'	4-04	

It really is an indispensable aid and saves hours of tedious work

straightforward and can be used for a variety of purposes, including experiments, as it can be adjusted between 0 and 20 V

designed around Intel's new 8088 18-hit microprocessor and features both reasonable speed and reasonable intelligence. Seing able to play at various levels of skill it will make a worthy opponent for many chess enthusiasts

humidity sensor Detecting humidity involves a great deal more than meets the eye. Until recently, the few reliable devices available were too complex for widespread use. This article presents a humidity sensor that has many advantages, despite its uncombisticated circuitry. Incorporated directly into an electrical measuring circuit, it will serve a variety of purposes, besides which it is easy to operate maintain and calibrate

we haven't forgotten the TV games computer! 4.21

logic analyser # Last month, the basic principles of the logic analyser were explained with the aid of block diagrams. Now the moment has arrived to see what the actual circuit diagrams look like. Again, the unit has been split up into two sections: the logic analyser itself and the cursor circuit. This makes it aesiar to 'placa' the various parts previously shown in the block diagrams

crystal-controlled stroboscope 4.26 It is common practice for record playar manufacturers to include a stroboscope with a speed calibration disc. This is vary cheap and axtramely accurate - especially if it is crystal-controlled. Find out how to make your

own. iunior cookbook Hare ara a few healthy racipes to keep you and your computer in good shape until 800k Two arrives.

market 4-32

advertisers' index UK-20

4 ng

4.10

4.10

4.22

4.28

elektor enril 1981 - LIK-03

FOITOR this was clay Mores

> DK EGITORIAL STAFF T Day E Booans 9 Williams

TECHNICAL FOLTOBIAL STAFF J. Barandrecht GH.K Dam

E. Krampelsauar G Nachhar Nachtmann K.S.M. Walrayan

SPECIAL SUPPLEMENT:

16-bit microprocessors

The pace of present-day developments in computer science is amazing, Now even 16-bit 'micro' processor systems are integrated on a single chip and already equal, if not surpass, modern 'minicomputers'. This means that a full-fledged personal computer is within any enthusiast's reach. The only problem is: which one? This article gives a survey of the available types and discusses the pros and cons of each particular system.



New! Sinclair ZX81 Personal Computer. Kit: £49.95 complete Simolelle

Reach advanced computer comprehension in a few absorbing hours

1980 saw a genuine breekthrough - the Sinclair ZX80, world's first complete nersonal computer for under £100 At £99.95 the ZX80 offered a specification unchallenged at the price Over 50,000 were sold, end the

ZX80 won virtually universal preise from computer professionals

Now the Sinclair leed is increased: for just £69.95, the new Sinclair ZX81 offers even more advanced computer fecilities at an even lower noce, And the 7X81 kit meens en even binger seving. At £49 95 it costs elmost 40% less than the ZX80 kit!

Lower price: higher capability With the ZX81, it's just as simple to teech yourself computing, but the ZX81 pecks even greater working cepebility than the ZX80.

It uses the same micro-processor. but incorporates a new, more powerful 8KBASICROM-the 'trained intelligence' of the computer. This chip works in decimals handles logs and trig ellows you to plot graphs, and builds up enimeted displays. And the ZX81 incorporates other

operation refinements - the facility to load and save nemed programs on cassette, for exemple, or to select e program off a cassette through the keyboard

Higher specification, lower pricehow's it done?

Quite simply, by design. The ZX80 reduced the chips in a working computer from 40 or so, to 21. The ZX81 reduces the 21 to 4!

The secret lies in a totally new master chip. Designed by Singlair and custom-built in Britain, this unique chin replaces 18 chips from the ZX80!

Proven micro-processor, new BK BASIC ROM, RAM-and unique new master chio




complete

Kit or built it's up to you!

The picture shows dremetically how easy the ZX81 kit is to build: just four chips to assemble (plus, of course the other discrete components) - a few hours' work with a fine-tipped soldering iron. And you may already heve e suitable mains adeptor - 600 mA et 9 V DC nominal unregulated (supplied with built version) Kit and built versions come complete

with all leads to connect to your TV (colour or black and white) end cassette recorder



New Sinclair teach-vourself BASIC manual

Every ZX81 comes with e comprehensive, speciellywntten menual-a complete course in BASIC program-

ming, from first principles to complex programs. You need no prior knowledge -children from 12 upwards soon

become familier with computer

N IIR I = N THE	N GO TO 5
× =o	
#1+1 #1+1 #1+1 #1+1 #1+1 #1+1	
= A (J) = A (T) (T) = P = J = THBN GD TD	15

New, Improved specification ● Z80A micro-processor—new faster version of the femous Z80 chip, widely recognised as the best ever made

● Unique 'one-touch' key word entry: the ZX81 etiminetes e greet deal of tiresome typing. Key words (RUN, LIST, PRINT, etc.) have their own single-key entry.

 Unique syntaxcheck and report codes identify programming arrors immediately

 Full range of mathematical and scientitic functions accurate to eight decimal places.

- Graph-drawing and animateddisplay facilities
- Multi-dimensional string and numerical arreys.
- Lin to 26 FOR/NEXT loops
- Rendomise function—useful for gemes es well es serious epplicetions.
- Cessette LOAD end SAVE with named programs.
- 1K byte RAM expendable to 16K bytes with Sinclair RAM pack.
- Able to drive the new Sinclair printer (not evaileble yet—but coming soon!)
- Advenced 4-chip design: microprocessor, ROM, RAM, plus mester chip - unique, custom-built chip replecing 18 ZX80 chips.



Sinclair Research Ltd, 6 Kings Parade, Cembridge, Cambs., C82 ISN, Tel: 0276 66104 Reg. no: 214 4630 00

lf you own a Sinclair ZX80

The new 8K BASIC ROM used in the Sinclair ZX81 is evailable to ZX80 owners as a drop-in replacement chip. (Complete with new keyboard template and operating manual)

With the exception of animeted graphics, all the advanced teatures of the ZX81 ere now available on your ZX80 – including the ebility to drive the Sinclair ZX Printer

Coming soonthe ZX Printer

Designed exclusively for use with the XSRI (and XSR) with Bit BASIC FIOM), XSRI (and XSR) with Bit BASIC FIOM), excess a Colorium, and rightly explose excess 32 coloriums, and rightly sophisticated graphics. Special feetures include CDPY, which prints out exactly whet is on the whole TV screen without the need for further instructions. The ZX Printer will be available in Summer 1981, at around £50 – watch this space.



16K-BYTE RAM pack for massive add-on memory.

Designed es e complete module to fit your Sincleir ZXB0 or ZXB1, the RAM pack simply plugs into the existing expansion port at the rear of the computer to multiply your data/progrem storage by 16l

Use it for long end comptex programs or as a personel detebase. Yet it costs es little as half the price of competitive editional memory.



How to order your ZX81 BYPHONE – Access or Bercleycerd holders can eall 01-200 200 for personal attention 24 hours e dey, every dey, BYFREEPOST – use the no-stempneeded coupon below You can pey by cheque, postal order, Access or Berclaynard.

EITHER WAY - pleese ellow up to 28 days for delivery. And there's a 14-dey money-back option, ot course. We went you to be setisfied beyond doubt - end we heve no doubt that you will be

Qty	Item	Code	Item price £	Tolel
	Sincleir ZX81 Personal Computer kil (s) Price includes ZXS1 BASIC manual, excludes mains adaptor	12	49.95	
	Ready-assembled Sinclair ZXSI Personal Computer(s) Price includes ZX81 BASIC manual and mains edaptor.	11	69.95	
	Mains Adaptor(s) (600 mA at 9 V DC nominal unregulated)	10	8.95	
	16K-BYTE RAM peck(s)	18	49.95	
	BK BASIC ROM to fit ZX80	17	19.95	
Plea			TOTAL:	3
*l en	se tack if you require e VAT receipt close a cheque/postal order payeble to Sincleir Reseise charge my Access/Barclaycard account no.			8
'l en	se tick if you require a VAT receipt close a cheque/postal order payable to Sinclair Rese			E
*I en	se tick if you require a VAT receipt close a cheque/postal order payable to Sinclair Rese		, for £	E lease pn
Plea	se tick if you require e VAT receipt □ close a cheque/postal order payeble to Sincleir Rese use charge my Access/Barclaycard account no.		, for £	
*Plea	se tick if you require e VAT receipt [close a cheque/postal order payeble to Sincier Resease charge my Access/Barclaycard account in Countries of the Countrie		, for £	



Private TV by nublic telephone Conventional telavision signals are very evnestive to transmit over landlines because the signal accupies such a large part of the electromagnetic spectrum that costly circuits and cables here to be used British Talacom, the telecommunications part of the British Post Office. has developed a cheaper digital slowscan television system which uses the two wire domestic telephone line and is now being tried out in many different applications For example TV conferences can be set up by dialling-out and distant redar displays are being made available at a port control office using

existing lines If the cost of sending a television signal over considerable distances by fandline were small, there would be many more commercial applications in which it could play an important part Obvious exemples are remote surveillence of widely dispersed sites end obviating a lot of trevel by holding 'video' conferences But conventional television is exceedingly expensive to trensmit by line because of the very lerne bandwidth of the besic signal; that is, the rence of frequencies that the signal takes up in the electromegnetic snactrum uncomfortably big, A 625-line talevision signel occupies a band 5% MHz wide more than five times the width of tha entire medium-wave broadcast band This meens that to send a TV signel over distances ereater than a few hundred

metres by line requires special cables to be laid, and for trunk connections a satellite or e chain of microweve redio links may have to be used. The cepital and operating costs of such systems are economic case be made for television when alternative arrangements will do. For some years, British Talecom (tha telecommunications part of the British Talecom (tha

Port Office) has been studying upon of rack wine the cost of television transmission in an effort to make more applications economically attractive. All the techniques out forward inevitebly compromise the quality of the display in some wey (that is they send less information then the basic TV signel is canable of earnying) and therefore call into guestion the acceptability of such displeys for various purposes; in each case the suitability can be judged only by trial under realistic circumstances Industrial development has been started on a range of novel equipment. including slow-scan TV converters, narrow-bend (1-MHz bandwidth) TV equipment virien-conference terminals end real-time nicture-compression converters, and over the next two to four years will be conducting triels within o visiante. end public-sector companies which have suitable applications

The first of these developments to go into production and on practical trials is a slow-scen TV system which operates over the public telephone network or any data circuit.

Reduction

Beause conventional television signals corcupy a bendwidth equivalent to almost 2000 telephone circuits, a great deal of compression of that frequency range is obviously needed. Thara are three distinct ways of achieving that aim. In increasing order of complexity, reducing picture clarity, by reducing the producing picture clarity, by reducing the producing picture clarity, by reducing the reducing the amount of redundant information in the picture. The first two means are fairly obvious, the third is less means are fairly obvious, the third is less

In the present system the most significant reduction is in speed; for many purposes it simply is not necessary to transmit the usual 25 femses every transmit the usual 25 femses every consistency, so an immediate reduction of 100 or 1000 trans is realized by taking four or 40 seconds respectively to send one image. A further factor of five is achieved by reducing the clarity, through sending only one complete set

of reapping lines or field instead of two interlaced cate per frame as in broadcast TV and limiting the horizontal resolution (along the coanging line) to about 210 visible points per line In conventional TV cameras and monitors the signal representing one field is generated and displayed in 20 milliseconds. It follows that to make a discrete field available for transmission and viewing over a much longer period a nieture store must be provided at both the transmitting and receiving terminals At the stert of a sequence, or upon an alarm or other command a TV field is cantured in the transmitting-end store From there it is sent et a rate determined by the available bandwidth of the transmission network to the identions receiving-end store. the contents of which are continually therafore sees each new picture graduelly over-writing the previous one from left to right, which is why we call the techniqua slow-scan TV

Digital System

Slow-scan TV is not new Analogue systems, in which the video-signal wave is carried over unice-band telephone lines, heve been on the market for some veers. They suffer from accumulation of noise, especially over lone distances where slow-scen TV offers the greatest savings. Distortions also show up directly. Digital transmission systems, in which the engloque waveform is ancoded as a series of digital pulses of equal emplitude, do not suffer these defects; provided digit errors in transmission are infraquent, the quelity of picture is independent of the distance travelled. Moreover, with the advent of silicon-chip TV digitizers and cheep digital memories, the terminels metch much better to digital transmission than they do to engloque. There is also scope for the third category of pictura reduction, that is, removing some redundant information from pictures which have alreedy been translated into digital code.

In our equipment, only relatively simple encoding is used. The picture is expensive to provide over any great distance, thair use tends to be in the




Figure 1. In television broadcasting, one complete picture field is generated and displayed in 20 milliseconds. To make a field evailable for transmission and viewing over a much longer period, picture stores must be used at both terminals, as in the above block diagram of a typical system, Listed below are various applications selected for system triels, Applications 1 to 9 can be classed as remote surveillence systems, with transmission in one direction only and the transmitter usually unmarried. The rest use two-way communication, though not necessarily involvine the transmission of pictures in both directions. They work on voice-bend telephone lines with a bendwidth restricted to about three kilohertz.

range of only a few kilometres where trensmission can be over ordinary contured as 290 cost lines, each contain. ing 210 visible nicture glaments (nels) When speech is encoded for telephone communication 8-digit (words' are used to convey information about the original speech waveform. This is known as 8-bit pulse-code modulation (PCM) Here each nicture element is encoded as a 4-hit word which represents the

difference between that nel and the one immediately shove it in the nicture. In this way both picture stores are only half the size that they would be for 8-hit PCM. Trensmission time is halved too: picture quality, of course (at least to the practised eye), is slightly reduced. In the raceiver terminal the 4-bit differential words are decoded to 8-bit PCM before displey, and field-repeating is necessary to feed the conventional 625 line TV monitor By further extending the coding scheme

we can reduce the Abit words to an average of two to three hits depending on the content of the picture. However, there is a good prospect that in later generations of slow-scan systems more complex processing will eventuelly reduce the average information to. perhaps, between helf a bit and one bit per semple, with a corresponding reduction in time before the next freme cen be displeyed to keep the picture up to date

The use of entirely digital apparatus has the additional adventege that it can be matched to any digital circuit. So, while e good quelity voice-band circuit can support a data rate of 9-6 kbit/s, giving a picture time of 15 to 25 seconds, an international circuit accepting subscriber dialling will be slower than thet. On the other hand, a private wire or a

'nacket-switched' system in which data is stored and than transmitted rapidly when the user's turn in the traffic queue comes round may be a good deal fester. So digital slow-scan is considerably verestile in the way it fits into existing telecommunications networks

Applications

Because of the cost of terminal equipment. slow-scan TV is not appropriate to short distances for it is then probehly cheaner either to install a ensoial cable or to use 313-line TV signals over telephone lines with repeating emplifiers et intervals of, sav. 1% km or less. In fect such a system is included in plans for other visual-service trials. But for applications where service must be provided et short notice, or only temporerily, slow-scen TV mey be ettractive if the resolution and undate time are eccentable. The same is true of connections longer than a few kilometres, where conventional TV becomes too costly or impracticel.

To study how well it works various applications have been selected for trials. Systems in operation or elready planned ere listed in the table on peop 13. The upper group can be classed as remote surveillence: the systems are uni-directional, with the transmitting end usually unmanned. Some ere permenently in operation, but those using diel-up circuits, in which communication over the link is set up by dielling over the telephone, either in a private network or in the public system. require an eutomatic answering or alarmtriggered eutometic-dialling device. In a minority of epplications the trensmission rate is 48 kbits/s, highly desirable from an operational view-point

> Treosmusion 4-8 kb/s distances OSTM

4-8 kb/s diel-up on PSTN

48 kb/s on metallic pair

4-8 kb/s diel-up on PABX

48 kh/s on repeatered pair

48 kb/s on metallic pair

4-8 kb/s diel-up on PSTN

4-8 kb/s dial-up on PSTN

4.8 kh/s dialaun on PSTN

4-8 kb/s diel-up on PSTN

4-8 kb/s diel-up on PSTN









Figure 2, Examples of the quality of various pictures received over digital slow-scan TV systems. In the two to the left, a new picture is gradually over-writing the previous one from left to right. Prolonged tests ere being cerried out to assess acceptability in practice and findings will be made evailable late in 1981,

Teble 1

Anplication

- Protecting radio station after terrorist threat Detecting illevel dumping, rapid installation, temporery use
- Protecting bullion vault Security monitoring of premises at night
- from two cameres on one system Monitoring road treffic for control of signals â Extension of radar displays to port control
- office Underweter surveillence from submersible creft (via ultresonic transmission link)
- Security monitoring of premises at night. from one place Docasional access to remote camera for
- treffic control
- 10 Sending X-ray pictures from hospital to consultant
- Editorial submission to upper management 12 Lieison between processing plents 13 Aid to project colleboration between
- 150 km leboratory and contractors Conferences between people in various places 250 km Conferences between people in various pieces 40 km
 - Conferences between people in various places 200 km
- Editorial conferences between newspaper offices
- 150 km

circuit

Distance

2 · 3 km

5 km

26 1. ...

10 km

400 km

20 km

100 km

80 km

200 km

120 km

4-8 kb/s diel-up on PSTN 48 kb/s on private groupbend 4-8 kb/s on private telephony 4-8 kb/s on private circuit

because the un-date time is only five seconds: but because such circuits are telephone wire pairs If necessary for oreater distances, amplifiers are used at intervals of about 10 km to meintain signal strength. The only likely use over greater distances is where a encolled 'arnunhand' circuit with a handwidth of 48 kHz is already evallable for other nurnness but can be taken over when it

All the other systems are on voice-band circuits that is with handwidths of about three kilohertz Although this means the nicture speeds have to be slower such circuits are by far the most readily available, aspecially if dial-up access to the telephone network is acceptable. Not surprisingly, many security-surveillance systems are not needed during working hours but their continuous use of lines and switch putlets at night, when not needed for other traffic, makes for economical use

of those resources The lower oroug in the table involves two-way communication though not necessarily sending pictures both ways (see applications 10 and 11). The main use is as an aid to working discussions between people in different places but closely involved with the same project product or service. It is in these 'confarencing' applications that there is preatest room for doubt about the quelity end speed of the picture. The restricted resolution of 210 x 290 visible pels is thought to be good enough for sketches diagrams many (but not all) X-ray pictures, nawspaper lay-outs and views of most solid objects such as printed circuit boards but it does not reproduce 200-mm lines of typescript well enough for comfortable viewing; it remains to be seen how often this becomes a disadvantage in practice. It is, of course, technically feasibly to make a slow-scan system of say 420 x 580 pels, but the transmission time becomes four times longer, which is perhaps an even greater detriment to conference applications

Faw people who are likely to use slowscan TV in Telecom trials or in the first vears of a public service are familiar with the form of picture presentation, Many react quite favourable at first contact, tending not to notice the lower resolution nor to condemn the slow speed or lack of colour. But it is now becoming apparent that such soontaneous opinions ere a poor quide to the true worth of the system. Consider the frustration of the security man who feels sure something is in need of attention but must wait 50 seconds to be absolutely certain, or of the energetic designer who wishes to display several modifications to his sketch in quick succession.

Feed-back

Only a prolonged test in the service for which it is intended cen give e reliable indication of how accepteble a system is for a particular job. The economics of the system too can be assessed only against alternative wave of performing the same acceptial tack such as having a security quard et the site to be protected. This means that feed-back from people truing the system out seculty after they have been using it for at least six months, is vital to Telecom's visual service trials

In addition, experience of the engineering requirements is a valuable pointer to the directions that further system developments should take It has already been found for example that means for camera selection and other forms of control, probably by momentarily reserving the data flow, would greatly improve the value of a system for surveillance work as would an ability to detect movement.

The findings of our slow-scan telavision trial will be summarized in a report lete in 1981 a digest of which will be released to interested organizations. The outcome promises to be a profitable

new public service

Dr N.D. Kanyon. British Telecom Research Laboratories

Rocket to inner space

The 30-meravolt vertical tandem Van de Graaff accelerator due to come into use early this year at the LIK Science Research Council's Dareshury Laboratory, near Liverpool is the largest in the world and will provide scientists with a novel means of studying nuclear matter Known as the Nuclear Structure Eacility (NSE) it will he used mainly to accelerate heavy ions. Collisions of heavy ions are predicted to be capable of generating shock waves in which abnormally high-density matter may be created, such as exists only in the cores of neutron stars. This view is of the 41-metre high-voltage column looking down past the centre high-voltage terminal to the base: the picture was taken before the intershield was fitted



Finding matching transistors is a highly unpopular and tedious occupation. Nevertheless, it is one of those jobs that, just have to be done from time to tight as usen't transistor pira and in exessing the second of the second

Elektor has now come up with a short cut in the form of a transistor tester. It makes life a lot easier, as it actually compares two transistors. LEDs light to indicate whether their UBE and HEE correspond or not. The circuit does all the work — you just plug in transistors and watch the LEDs. There are three LEDs altogether: one to indicate that sample no. 1 is "better" than no. 2, one to indicate the opposite and another to show the pair is a perfect match.

Operation

All this may seem rather complicated, but in exus fact the tester is based on a fairly straightforward principle, Figure 1 shows a simplified version of the circuit to make matters clear. A triangular wave-shape is applied to the transistors under test (TUTs). Any differences between their collector voltages are detected with the aid of two comparators and will be indicated by the LEDs.

That, in a nutshell, is the theory. Now to put it into practice. As shown in figure 1, the two TUTs are driven by exactly the same control voltage, but their collector resistors are marginally different. $R2_0$ and $R2_0$ together are slightly greater in value then R1, whereas $R2_0$ alone is a little smaller than R1. And that is the whole trick of

the tester circuit. Let us suppose the two TUTs are identical as far as their Upp and Hop ere concerned. The rising slope of the input voltage will then switch them both 'on' at the same time and the voltage at their collectors will drop. If we were to freeze the action at any point, we would see that TUT2's collector voltage is a tiny bit lower than that of TUT1, due to its total collector resistance being slightly greater. Since, on the other hand, R2a is a little smaller in value than R1, the voltage at the R2a/R2b junction will be slightly higher than that at the collector of TUT1, As a result of this, the '+' input of comparator 1 will be positive with respect to its '-' input. This means that the output of K1 will be high and LED

Transistor match-maker

A transistor tester for finding matched pairs.

'Dh no, not another transistor tester!'' may well be several readers' initial reaction. Don't worry, this article is designed to saw you can your ayes hours of strain and boredom. The device is capable of picking matched transistor pairs from a whole pile of 'possibles', and all within saconds. Two transistors will be 'matched' if their base/amitter voltage and their current amplification are the same. The degree of accuracy may range from 'roughly the sama' to 'idantical' (1%) and can be adjusted, as required, it really is an indispensable aid when suitable matched transistors are needed for differential amplifiars, or temperature ensors.




Figure 1. The simplified circuit diagram of the transistor tester, Comperetors check the two transistors for differences in voltage and the result is indicated by the LEDs.




Figure 2. The final version of the circuit diagram. It is built around a set of four openes. Two (A1 and A2) constitute the triangular wave paparator and the other two act as comparators

D1 will not light. At the came time, the '+' input of K2 is negative with respect to its '-' input end so its output will be low and LED D3 will not light either. In this situation, where K1's output is high end K2's is low. D2 will light up as an indication that the two trensistors are in fact identical

Now let us see what happens when TUT1 has a lower URE and/or a higher HEE than TUT2. During the positive edge of the triangular signal, the voltage at the collector of TUT1 will drop sonner end/or faster than that of TUT2 Comparator K1 will react to this in the same manner as before, in that the '+' input will again be positive with respect to the '-' input end its output will therefore be high, Since TUT1's low collector voltage is also connected to

3

the '-' input of K2, thet particular '-' input will now be lower then the '+' input connected to TUT2's collector. This will cause the output of K2 to rise Since the two comparator outputs are high. D1 will not light: D2 like D1 will be connected between two high levels and thus unable to light either, and now there is nothing to stop D3 from lighting D3's LED will therefore indicate that TUT1 is the 'better man' of the two transistors.

If TUT2 turns out to be 'better', this will of course cause its collector voltage to drop at a faster rete. As e result, both the voltage at the collector itself and that at the R2a/R2h junction will be lower than the collector voltage of TUT1. This means that the '+' inputs of the comparators will both become low

Parts Lest

Decreases R1.R2,R8 . . . R11 = 10 k

B3 = 33 k R4 = 1 M BE = 100 k

B6 B7 = 10 k 1% R12.R13.R14 = 680 Ω P1 = 1 k tandem potentiomaters, linear

Capacitors. C1 = 100 n


C2.C3 = 10 u/16 V

Semiconductors: IC1 = A1 . . A4 = TL 084

D1 . . . D3 = LED







with respect to the '-' input, so that the two outputs will be low. This prevents D2 and D3 from lighting and this time it is D1 that lights to Indicate that TUT2 is the 'ketter' (holes.)

The circuit diagram and the printed circuit board

Figure 2 shows the complete circuit diagram of the tester. All it consists of is a single IC, type TL 084, which contains a single IC, type TL 084, which contains and the integrator built up around A2 combine to form a simple triangular wave generator. This provides the transistors under tast with an input voltage. The other two opamps IA3 and A4) act as comperators and it is their outputs which control the LED indications, D1., D3.

A closer look at the conglomeration of resistors in the collector leads of the two TUTs will explain why we used a simplified wrision of the circuit to clarify the principle. The final circuit looks much more complicated, as a tandem pot (P1) has been added to preset the range within which the transistors may be considered to be identical. If P1 is turned left as far as it will go and the middle LED (D3) light with two TUTs will be identical within about 1%. The 'matched pair' circum and the property of the property of the pair of the property of the p

The maximum possible accuracy is illimited by the tolerance in R6 and R7, by the offset voltage of the TL 084 and by the tracking accuracy of P1 and P1b. In addition, the transistors under test will react to changes in their temperature, which is something to watch out for, ft, for example, a transvort is held in the hand and than inserted in the tester, the results of the test will be affected, and so it better to wait until it cools off again before jumpling to

The tester requires a symmetrical power supply. The level of the supply voltage is not critical and the circuit will not only work well at the indicated + and -9 V, but also at + and -7 V or even at the control of th

Figure 3 shows the tester's printed circuit beard, it is difficult to see how anything could go wrong (touch wood!), considering the small amount of components required. All that it needs are a single IC, two transistor sockets for the TUT's, a few resistors and three LEDs. Make sure resistors R6 and R7 are 1% types.

An adjustable power supply can, of course, be designed in a number of ways. To start with, it could be constructed with discrete components only and there are many standard recipes which cater for this. The problem is, however, that a ressonable-size power supply requires quite a few discrete components, so that such circuits and components, so that such circuits and unnecessary. In the chine axe.

A quick and inexpensive solution, provided the supply only has to deliver fairly low currents, is to use integrated

universal power supply

As regular readers will agree. ample space and attention has been devoted to power supplies on Elektor's pages in recent years. They have become one of the designer quising's spacialities so. to speak Our Santember '80 issua for instance, featured that precision power unit, a very neat. accurate device that can also act as a reference voltaga source. This time Flaktor wishes to cater for mora universal tastes and has tharefore produced a lass exclusiva. but highly popular power unit: a cheap, straightforward, multi-

purpose exparimental supply that

can be adjusted between 0 and

voltage ragulators. As soon as higher currents are involved, however, the price of integrated regulators also tands to go up..., which brings us back to square

That is why a compromise must be sought: a researable quality power supply without breaking the bank. This particular power supply is a step in the right direction. It combines e few cheep, integrated low-power regulators and several series transistor 'haavles'. The CS stabilies and control the voltage without complicating matters, and the transistors provide the required number

of amps.
Since the supply voltage of most circuits trarely excaseds 18... 20 V, the upper voltage threshold has been chosen at a 20 V, if a higher voltage is required fit to esta emplifiers, for instancel two power supplies may be connected in sense. We'll come back to how that is done later. Besides, a double power supply has considerable advantages, is more reducing the control of the contro

nosos

One of this circuit's greatest attributes is that its lower voltage threshold is really and truly 0 V - a commodity which very few other circuits can boast, Because of the large voltage range, provision has been made for both coarse and fine adjustment of the output voltage. Any experimental power supply. will, of course, have to be short-circuit proof and this is certainly the case here, However, no arrangement was made for a presettable current limitation, as this would only serve to complicate matters and, in any case, experience has shown that this 'luxury item' is hardly ever used,

The supply can deliver up to 2 A — plenty for most applications. Furthermore, the power supply features a very low ripple voltage due to the IC's high

output voltage
 output current;

20 V

0...20 V coarse and fine adjustment 2 A maximum

short-circuit current, about 2,3 A

1




Figure 1, The circuit diagram of the power supply, IC1 is the main voltage regulator and IC2 provides a negative bias voltage anabling the output to be adjusted down to 0 V.

'rippis rajection' (70 dB). It will not exceed 1 mV over the full range of output current and voltage.

The circuit diagram

As figure 1 shows, the power supply circuit really isn't that complicated, in all fairness, this is not the complete version, We have omitted the 'front-end', because the transformer(s) and bridge rectifier B1 and D1...D4 may be connected in various ways, according to the supply's purpose. This aspect will be dealt with further on in the article.

The rectified and smoothed transformer voltages appear across C1 and C2. The higher of the two goes, via R1, to the heart of the circuit; IC1, a four-pin 78GU voltage controller in a 'power watt' case, Normally speaking, tha common input of the IC should be grounded, giving a minimum output voltage of 5 V. As it would be nice to have the lower voltage threshold at 0 V. however, the common input is connected to a -5 V negative voltage in this circuit. This negative bias voltage is obtained from the second voltage regulator (IC2) and is adjusted with P3, The output of IC1 is buffered by two emitter followers (T1 and T2) that are connected in parallel to provide a

maximum output current of 2 A, The output voltage can be coarsely adjusted with P1 between 0 and 20 V; P2 provides the fine adjustment.
T3 and T4 ensure short-circuit protection, As soon as the output current exceeds 2 A, the voltage across R3 and




Figure 2. The transformer end bridge rectifier section when a double power supply is built up on two boards,

2 0 +40.14 Roard 1 Board 2 AFFIR IL



R4 reaches the point where T3 and T4 will start to conduct. This causes the nower supply load to be directly connected to the output of IC1 IC1 would now like to deliver its maximum short. circuit current (about 1 A), but is prevented from doing so by R1 R1 revally only has to pass the base drive current to T1 and T2 When there is a short the voltage across it drops to such an extent that the output current of IC1 is reduced to around 250 mA. In addition the resistor prevents the thermal overload protection in IC1 from cutting in as this would produce a square wave at the output Obviously things could go wrong if the

penative hiss voltage collapses while the main positive supply is still present (immediately after switching off for instance) For this reason, T5 is added: it shorts the output of IC1 if the

negative supply fails C6 and C7 serve to 'kill' high frequency components and they also improve the transient response. That is why these canacitors are got mounted on the hoard but directly across the output terminals D6 and D7 ara protection diodes D6 will bypass IC1 should any irregularity in the load cause current to pass in the wrong direction, D7 prevents IC1 from being blown up, if by chance the output of the power supply is connected to a voltage with the wrong polarity

LED D5 has the 'cushiest' lob of all the diodes: it merely acts as an on/off indicator.

Two versions As we mentioned before the transformers and bridge rectifiers have various possibilities, as the circuit can be built as either a single or a double power sunnly

Double nower supply:

2 x 0 . . . 20 V/2 A

If two individual presettable voltages are to be available the 'raw' supply section will have to be constructed as shown in figure 2. Transformer Tr1 provides the main supply and a (small) transformer Tr2 provides the supply for IC2 Obviously the double version will require two printed carcuit boards which are both constructed in the same manner and both include the 7-Y link The noints marked with an accent (A' etc.) belong to the second board

Two separate supply voltages naturally allow for all sorts of combinations. This is illustrated in figure 3.

Single power supply 0 . . . 20 V/2 A As figure 4 shows a single power supply involves fewer components and less work Only one transformer is now required falthough it must have a

double winding) and D1 . . . D4 may be omitted. In this case the 7.X link needs to be made Connection R1 in the manner drawn in figure 4 provides IC1 with a positive voltage and IC2 with a negative voltage In spite of the fact that the voltages are not equally loaded, the supply trans-


former will be under a symmetrical Construction and setting-up

load

Figure 5 shows the printed circuit board for the nower supply. A number of components are not mounted on the board: the supply transformer(s), the power transistors T1 and T2, the two

potentiometers and C6 and C7. T1 and T2 are mounted together on a heat sink with mica insulation. The heat sink must have 1.7°C/W thermal resistance, or less. These are available with pre-drilled holas (for 2 x TO3). The wiring from the transistors to the circuit

Δ



0. 20 V max 2 A 2 x 20 - 22 V 2 x 1,6 A

Figure 3, A double power supply is clearly much more universal for experimental supply DUTDO Ses.

Figure 4. An ordinary single power supply only requires one transformer.






Figure 5. The printed circuit board and component overley of the universal power supply

Parts list

Resistors. R1 = 100 Ω/9 W R2 = 2k2

R3,R4 = 0.68 Ω/1 W R5 = 2k7 R6 = 2k2/1 W

R6 = 2k2/1 W R7 = 8k2 R8 = 100 k

Capecitors. C1 = 4700 μ/40 V

C1 = 4700 μ /40 V C2 = 100 μ /40 V C3 = 330 n C4 = 10 μ /10 V C5,C6 = 100 n C7 = 22 μ /36 V C8 = 10 n

Semiconductors:

IC1 = 78 GU IC2 = 79 GU T1,T2 = 2N3055

T3,T4 = 8D 139 T5 = 8C 517

D1... D4.D6 = 1N4001 D5 = LED

D7 = 1N5401 D8 = 1N4148

Miscellaneous:

P1 = 10 k, linear

P2 = 1 k, linear P3 = 5 k preset

P4 = 10 k preset S1 = mains switch

F1 = 2 A fuse, slo blo B1 = 840 C2200/3200 (40 V/2 A

bridge rectifier)

Tr1 = 2 x 20 ... 22 V/2 x 3 A
transformer (figure 2)

Tr2 = 2 x 12 V/2 x 50 mA

transformer (figure 2)

Tr3 = 2 × 20 . . . 22 V/2 × 1.5 A

transformer (figure 4)

board should be as short as possible and preferably of equal length. The base and collector connections to T1 and T2 all require their own leads to the board.

IC1 must also be provided with a heat sink, albeit a very small one. Please note: the power supply case may not be connected to the circuit's "O', it should only be connected to mains' earth'. All that remains now is to calibrate the circuit. This can be done quite easily

with a good quality multimeter. Let's deal with it step by step: • Turn P3 and P4 to 0 Ω (fully anti-

 Turn P3 and P4 to 0 Ω (fully anticlockwise).

 Switch on (mains switch S1) and set P1 and P2 to minimum resistance.

 Turn up P4 until 0 V is measured at the R7-P4-D8 junction.

 Now turn P3 until exactly 0 V is measured at the output of the power supply.

 P1 and P2 can now be used to adjust the output voltage between 0 and 20 V.

intelekt

a sixteen-bit chess set

J. Kuipers



Do you play chess? Ara you looking for an opponent who is always available . . . never gets impatient . . . plays a reasonably strong game . . . and even allows you to cheat a little, if you really want to? If so, it's time you met Intelakt!

So much for the advertising blurb. Actually, the chess computer described in this article does play a good game. It is designed around Intal's new 16-bit microprocessor, the 8088, which makes for reasonable speed and reasonable intelligenca. Evan at its 'stupidest' level of play (25 seconds per mova) it will make a worthy opponant for many chess enthusiasts. At level three (out of eight), it thinks for five minutas or so per move — and provides what we considered a challenging game. Diviously, this evaluation is based to a large axtant on our own chess skills. You can judge for yourself: some examples of actual games are included, with comments. If you feel that we played a stupid game, there are still five more intelligence levels to go; on the other hand, if the games look complicated, Intelekt would love to challenge you!

Chess computers are no longer a novelly. This is surprising, when you think of it: a few years ago, it seemed unlikely that even big commercial computers could be taught to play a reasonable gamel By now, however, you can buy domestic versions for anywhere between £ 20 and £500. By and large, the "good" ma chiness cost anything from £ 200 conditions of the properties of the price.

To really determine the best value for money you would have to play several games against all the available chess computers. We have yet to find somehady who has done this! As 'secondbest evaluation', you can either play the machines against each other (with the risk that both play stupid moves without realising it) or else try them out on chess problems. The latter course, in particular, seems very popular for 'comparative reviews' in magazines In our opinion, this is a very second-rate approach: the fun end challenge in chess is not in solving 'mate in three' (when 'mate in four' is easy); the idea is to manneuvre your opponent into a position where you can 'mate' him! In other words, the fun is in playing the game - not in ending it.

What is all this leading up to? Quite simple: if you want to know how 'good' Intelekt is in comparison with other chess computers...we don't knowl (Hurriedly:) But we get the impression that it's pretty good. We tried it out on chass problems that have been used in reviews. Where there was one obvious 'correct' move, Intelekt found it often even at level 1. Where there was an obvious move that led to mate in four or five and an unexpected one that gave mate in three, it invariably selected the 'obvious' move. However, we played games egainst a few commercial machines that scored highly in reviews, and found them rather unexciting; we played against Intelekt and it was good

fun. To sum up its strong points in a few nutshells:

- It is easy to set up any position (even halfway through a game);
 illegal moves are not accepted:
- it knows all the rules of the game; castling, for instance, is obviously taken into account as a 'possible move';
- it can play either black or white (or even both sides!);
 it knows the value of sacrificing a
- piece to gain positional advantage: not only will it ignore this kind of 'sacrifice', it will even propose them where this seems worth trying:
- it plays a good game. This, in our opinion, is what counts.
 Who or what is Intelekt? He (or it) is an
- Who or what is Intelekt? He (or it) is an electronic circuit containing a micro-processor and a chess program (in ROM), with an input/output that must be connected to a 'terminal' the 'Elekterminal' (Elektor, November, December 1978), for instance. You

make your moves by entering them on the keyboard of the terminal; Intelekt answers by displaying the board, his moves and comments (!) on a TV screen, via the same terminal. In other words, Intelekt is a brain; to speak to him and receive his replies you also need a 'terminal'.

terminal.

In this article, we will give a brief description of the "hardware" that is involved (circuit and printed circuit board) but no indication of the 'software' (the actual program). Instead, we will attempt to give as clear an impression as possible of his chess skills. After all, that is what counts is what counts.

The hardware

The complete circuit is shown in figure 1. It is not our intention to discuss it in minute detail, but wa will attempt to paint a sufficiently clear overall nicture.

To start with the '16-bit brain' (the 0808): this microprocessor can run in either 'minimum' or 'maximum' mode, depending on the logic level at pin '33. As the words indicate, maximum mode is intended for little ones, Intelekt belongs in the latter category. As explained in the supplement on 16-bit microprocessors, the 8088 produces the bus control signals itself when it is set to minimum mode; in maximum mode, a further IC would be needed to control the (more extensive) bus.

Inside the CPU itself, date is handled so 16 bit words. However, the data bus that connects it to the outside world is only 8 bits wide. This means that each 16 bit word must be cut into wo 8 bit bytes before it can be put on the data bus. For obvious reasons, these two chunks of data are transmitted on after the other – not simultaneously ... In other words, they are 'tima

In actual fact, things are even more complicated. When Intel introduced the 8085 (a 'normal' 8-bit microprocessor), they used a single set of pins for a multiplexed address/data bus. Now, in the 8088, they've used the same system; the lowest sight address bits also appear




Photo 1. Some of the main control signals, as they appear on the screen of a normal oscilloscope.

on what we have so far called the data bus. This saves pins, making for a smaller and cheaper IC package, and the information is still available at the exact moment that it is required. First the address bits, obviously (the ALE pin indicates that a valid address is being output); then the data, in two 8-bit churks.

chunks. Having saved seven pins (the eight multiplexed pins are saved, but ALE must be added), any normal designer immediately starts wondering what he can do with them. Appearently, Intel designers are no different. On the 8085, they used the pins for internot signalling, now, and the pins for internot signalling, now, and the pins for internot signaling, now, and the pins for internot put signaling, now, and the pins for internot put signaling, now, and the pins for internot put signaling, now, and the pins of the

If the special Intel memory ICs are used, seven tracks, can also be saved on the printed circuit board. However, we decided against this; instead, the data and address buses are separated by means of an octal latch (IC3), so that the address information is alweys available and normal memory ICs can be used.

If all this seems complicated take a look at photo 1. This shows a group of signals, as they would eppear on a 'normal' oscilloscope (not 'cleaned un' by a logic enalyser). The upper line is the clock, ticking over at 5 MHz (1): all further timing is derived from this. At point (1), the processor has transmitted the new address information. One of the address/data outputs (ADO) is shown as the second trace. This is followed immediately by the ALE pin (third trace) going high, indicating that a valid address is now present at the output of the CPU. The corresponding output from the address latch (IC3) is shown as the fourth line from the top; as can be seen, each time ALE goes high this output assumes the same level as that on the ADO line, and holds it until the

next ALE pulse appears. If the processor now intends to 'read' data, it sets pin 32 (RD) to a low logic level as can be seen in the fifth trace on the photo. When the data is to be read from EPROM, the correct chip has alreedy been selected by the preceding address cycle. The RD line is connected to the OE pin (output enable) of both EPROMs, so the selected memory chip will now out the desired data on the bus (at 3) on the second trace). The processor 'reads' this data and immediately returns the RD pin to a high logic level. It can now put the next address on the bus, after which the whole cycle is repeated.

When reading from RAM, the basic principle is the same. However, this type of memory does not include an "output enable" pin, so the read (or write) signal is included in the 'chip select' logic (CS).

Writing into RAM is similar to reading. As before, the first step is to select the address. Then, immediately after the neastive-going edge of the ALE




Figure 1. The complete circuit of Intelekt. The terminal is connected as shown at the lower right-hand corner in the circuit. Note that an interrupt key is included, although this is not required for operating the chess computer.

pulse, the processor puts the data onto the AD lines (A) It then sets WP at logic () (the sixth trace on the photo) to indicate that the data is valid. This 'write' signal is combined with the address information: the correct address is selected and the data is stored in RAM The data on the but remains valid for the complete duration of the write pulse

So far so good - but how is the RAM to know whather it is to transmit or receive data? This is where the DT/R signal comes in ('data trensmit/receive' the lower trace in the photo). As the address information ones out this pin is set to logic 1 for a write cycle or to logic () for read it is passed through an inverter to drive the WE (write enable) inputs to the RAMs.

One address in a million

Although the 8088 can handle over one million addresses. Intelekt only needs a good 16.000. Obviously, things would tend to get confusing if several 'chips' started to 'talk' at once. At any given moment, the CPU should only be in contect with one memory IC, and this is where the address decoder (IC2) address lines (A11 ... A13) and converts them into eight chin-select signals Depending on the address range indicated one of these chip-select signals goes to logic 0 and the corresponding memory IC can communicate with the CPU via the data bus. If the processor wants to talk to an input/output IC. it sets the 10/M line to logic 1, deactivating the address decoder. The address decoder has onen-collector

outputs. This simplifies matters if several outputs are to be combined for instance when using larger EPROMs in some future updated version. Each output defines a 2 k address block, so two of these blocks would have to be combined (by connecting the two corresponding pins of the eddress decoder together) if a 4 k EPROM, type 2732, is to be used.

Although the RAM chip used (the 2114) is only a 1 K type, there is no reason why it should not be allocated its own 2 K block of addresses. (Note that the two 2114s each take care of four data bits; together, they form the 1 K x 8 memory). As shown in figure 2, the RAM is located at the lowest memory addresses - from 00000 to 003FF. Since it is enabled during the complete 2 K block, a duplicate RAM area appears from 00400 to 007FF. In other words, two different addresses define each RAM memory cell.

The input/output (I/O) chips IC8 and IC9 don't need an address decoder. All I/O write instructions enable IC8, via the combined 10/M and WR signals, similarly, all I/O read operations refer to IC9.

Allocating the eddresses

One might assume that EPROM and Since we are now tossing out K's and




Figure 2. The 'memory mep'. Although the theoretical address range is 1 Mbyte it actually consists of 64 identical 16 Kbyte sections.

RAM could theoretically be located anywhere in memory. In practice, this is not quite true. When the processor is reset, it starts to run a program from address EEEEO on To make sure that there is a program there, it is advisable to locate an EPROM in this final address block

Furthermore, after an interrupt, the processor goes looking for an 'interrupt vector' (this is the address where the corresponding interrupt routine is located) at one of the lower memory addresses. Since it is useful to be able to change these addresses. RAM must be located in the lowest address block. Even though Intelekt doesn't actually make use of the interrupt facility, it was decided to locate the memory at the 'normal' addresses. This leads to the situation shown in figure 2: RAM (with its duplicate) in low memory, and two blocks of EPROM (4 k in ell) at the top.

All this may seem quite reasonable, until you start thinking it over. EPROM is at the top and RAM at the bottom of a one mega-byte address range - but the address decoder is only defining eight 2 K blocks of memory! How can 16 K be equal to 1 M?

M's at the rate of one or two in each rentence it is perhans a good idea to digress briefly and explain what they signify Using a single address line you could distinguish between two addresses. With two lines, you get an 'address range' of four addresses: three lines define eight addresses and so on By the time you get up to ten lines you find that you can distinguish between 1024 adverser. This is referred to as a '1 K block' Since it is slightly more than one thousand we use a capital K. It's rather like the difference between Imperial and US gallons: they're both gallons but one is slightly more than the other Similarly, the 1 Mbyte address range of the 8088 is slightly more than one million addresses: 20 address lines define 1 048 576 addresses

Back to our 'problem': how can 16 K be equal to 1M? Fourteen address lines define a 16 K block: of these lines. the highest three (A11 ... A13) go to the address decoder. All higher address lines are simply ignored! This means that the address decoder can't see any difference between addresses 0000 04000, 08000 and so on. This can be seen in table 1, where the actual bits on the various address lines are shown for these addresses, Reading from left to right, these bits are used as follows: · A19... A14 are ignored, They can

have env velue, without meking env difference to the actual memory location that is selected

 A13...A11 go to the address decoder They define eight 2 K blocks: the highest two enable the EPROMs, end the lowest 2 K block is for the BAM

 A10...A0 define the 2048 addresses in each 2 K block, In the lowest (RAM) block, A10 is elso ignored: this means that the same RAM is addressed in both the first and second 1 K block (these are referred to as 'RAM' and 'RAM duplicate' respectively).

The answer to the 'problem' should now be clear; the basic 16 K address range is simply duplicated 64 times in the total 1 Mbyte range, as shown in figure 2. After reset, the processor looks et address FFFFO. The address decoder looks at lines A11 to A13, finds them all at logic 1, and enables the first EPROM. Exactly the same result would be obtained if the processor tried to address 'location 03FF0'.


Interface

Communication with the outside world runs over a simple RS-232 interface (T1 and T2). The 'receiver' is a single transistor that converts the input signal levels to TTL logic levels: -12 . . . -5 V = logic 1 → +5 V;

+5 . . . +12 V = logic 0 → 0 V

Diode D5 protects the transistor when the input signal swings negative. The 'transmitter' end is also a single

transistor. This one operates as a voltage-to-current converter, which 4.14 - elektor april 1981 intelekt



a further wire link is required to connect what would otherwise have been the centre contect pins, as shown. The same applies for the reset key. if this is mounted off the board or replaced by a type that does not contain this internal connection. Where several wire link options are possible, for other memory ICs, only the correct link is shown,

Resistors R1.R19 × 10 k R2,R3,R4 = 1 k R5 = 220 Ω

Perts list

C5,C7,C9,C10 = 100 n R6,R7,R9 = 1k8 R8 = 47 Ω Semicenductors: R10 = 4k7 D1 = LED R11 , R18 = 8 x 4k7 (or 16-pin D2 = LED (red)

Capacitors.

DIP resistor network)

C1,C3 = 1 µ/16 V Tantalum

D3 .. D5 = 1N4148 D6 = 1N4001 or surge diode

(TVS 505, for instance) T1 = BC557B C2,C6,C8 = 10 µ/16 V Tantalum T2 = BC 547B

IC1 = 8088 IC2 = 74LS156 IC3,IC8 = 74LS373

IC4,IC5 = 2716 EPROM 450 ns IC6,IC7 = 2114 RAM 450 ns IC9 = 74LS244

IC10 = 8284 IC11 = 74LS14 IC12 = 74LS00

Miscelleneous. S1 = digitast switch or wire link

(see text) S2 = digitast switch

\$3 . . . \$9, Sx = 14- or 16-pin DIP switch (or wire links, see text)

X1 = 15 MHz crystal small size HC-18/U

automatically makes it short-circuit proof LED D2 is used to set the base voltage - it will barely light since the current through it is only 2 mA. To meet the RS.232 standard a negative nutruit unitage is also required Since Intelekt only uses a positive supply, a little trick is used. The input signal. coming from the terminal, printer or whatever, swings between positive and nonative levels. This sinnal is rectified (by D3 D4 and C2) to provide the penative 'supply' for the output

A second output from IC8 drives I ED D1 This LED flashes on and off when the chess program is running Regular and fairly rapid flashes indicate that he is waiting for you to enter data; slower flashes (engresponding to the depth of the 'eastch') will appear when he is thinking

Of the eight inputs to IC9, one is used for the RS-232 input. The others can be connected to a DIP switch: this is a unit that contains seven or eight miniatura switches and can be plugged into a normal IC socket. Note that if an eight-switch version is used the lower switch should not be closed - otherwise it would short the RS-232 input to ground! Three of the switches set the haud rate as listed in table 2. Obviously for a fixed hand rete (=transmission speed to and from the terminal) wire links can be used instead of the switches

Construction

The printed circuit hoard is shown in figure 3. To keep the cost down to a reasonable level, it was decided to use a single-sided hoard. This does lead to a larger number of wire links. There era 43 in all, and it's worth counting them. bafore switching on for the first time! The possibility of futura axtansions was also considered, and some points were brought out even though Intelekt doesn't use them. However, this does not mean that the board can be used as the basis for an extansive system; the bus is not buffered, and the addresses are not fully decoded. The only possible extensions we have in mind are the use of other EPROMs (or ROMs) with a 4 K range, and extension of the RAM aree by substituting a 4118, say, for one of the EPROMs. In general, tha flexibility that the board offers is only intended to facilitate its use in other small-system applications.

The main wire links to watch in this connection are:

- a those at each EPROM socket: they determine whether a 2716, 2732 or 4118 can be used - for Intelekt, the '2716' link is used
- · the chip enable (CE) inputs to the EPROMs and RAM are connected to the address decoder as required; for Intelekt, EPROM 1 is driven from output 7, EPROM 2 from output 6 and RAM from output 0.
- . the DIP switch (or wire links) set the

Table 1.

Tek

Address						Ade	dre	is (1	bini	iry)										
(hexadecimal)	19	18	17	16	15	14	13	12	11	10	9	8	7	6	6	4	3	2	1	0
00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
03 F F F	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	. 1	1	1	1
04000	0	0	0	0	0	1		0		0		0				0	0	0	0	0
08000	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
FC000	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
EFFFO	- 1			4	4	4	4		1	4		- 1	4	- 1		- 1	0	0	0	0

Table 1. Of the 20 address lines, only the lower 14 are ectually used, A11 . . . A13 are pessed to the address denotes to determine which memory ship must be analyted. The legis lends of ...

ble 2.					4									
						e	RR	NN	aa	QQ	KΚ	88	NN	RR
						7	PP	PΡ						
	Baud rete	S ₆	Sş	S ₄		e								
	9600	0	-0	0		5								
	4800	0	0	1		0								
	2400	0	1	0		4								
	1200	0	1	1		~								
	600	1	0	0		3								
	300	1	0	1										
	150	1	1	0		2	P	P	P	P	P	Р	P	p
	110	1	- 1	1										
						1	В	N	В	0	K	В	N	B
							Α	а	C	0	Ε	F	G	Н

Table 2. The baud rate (transmission speed in hits per second) is determined by the setting of three of the switches in the DIP switch block. If a fixed rate is sufficient, wire links can be used instead.

baud rate: it is set according to table 2

Two digitast switches are also mounted on the board. Note that, on this type of switch the centre contact is brought out onto two pins. This fact is used on the board to connect 'supply common' to a whole section of board If other types of switches are used or if the switches are mounted off-board, two further wire links will be required at this point!

Communicating with Intelekt As axplained earlier. Intelekt is con-

trolled via the keyboard of a terminal and he 'telks back' by meens of the associated display (TV screen or printer). To get some idea of how this works in practice, assume that Intelekt is connected to the Elekterminal.

After switching on, first operate the Reset key on the chess computer itself - note that this is the only command that is not entered vie the Elekterminal keyboard. Intelekt will respond by displaying the following message: TINY CHESS VI.O

LEVEL IS 1 CHANGE TO.

You can now enter a '1', followed by Carriage Return - the 'why' of this will be explained later on. The chess board will now appear on the screen, in the

Figure 4. The initial board position, as it will enneer on the screen. The single letters (R. N. B. . . .) are white pieces; the letter nairs are black; the dots (* * *) indicate a vecent white square.

initial position as shown in figure 4. The single letters (R. N. B....) stand for the white pieces, the letter pairs (RR. NN, etc) are bleck pieces end tha dots (:::) are empty white squares on the board. Intelekt then asks for your first mova: 01186-

To enter your mova, key in:

- the square containing the piece that

- is to be moved;
- a space; - the squara to which the piece is to be
 - moved:
- Carriage Return.

Intelekt will now check whether or not you have entered a legal move (if not, he will request a new entry) and then proceed to calculate his response. Initially he will invariably find a response in his 'book of standard openings' and reply immediately. Later on, when he has to start thinking out his moves, the response time can vary from 25 seconds (lowest level of skill) up to several hours (highest level). Having worked out his move, Intelekt will print it on the screen, and immediately display the new position on the board. The result so fer could look like this (bold type: your moves): TINY CHESS VI.O

LEVEL IS 1 CHANGE TO 1

(initial board situation)

01W: e2 e5 (CB) - an illegal move so: 01W: e2 e4 (CR)

01R: c7 c5

(new board situation)

US/W-. waiting for your payt move If you notice a typing error before entering Carriage Return, it is possible to correct this by operating 'Beckspace' However, if it was a legal move and you have already typed Carriage Return there is no easy way to correct it. If you really want to cheat it is possible to enter an illegal move provided you terminate it with 'Line Feed' instead of 'Carriage Beturn'

When it is your move you can also enter one of the following instructions: Control X. change players. You now play black; he responds by printing 'my move'. After he has made his move you can change back to playing white by again entering Control Y

Control A: autopley. He plays both

Control N: to set the 'number' of the level that you want to play. He responds with 'Level is 1 change to _' (assuming that you were at level 1); you can then enter any number between 1 and 8 followed by Carriage Return, Level 1 is the easiest and level 8 the most difficult. We found level 3 to be a good compromise between response time (about 5 minutes, on average) and skill,

Control C: change board mode. Intelekt responds with a dash prompt: '-': you cen now enter one of several commands:

· erase the board (remove all pieces) by entering Control E

change any squere, as follows:

- enter the number of the square (b5 say): Intelekt responds by

printing what is on that square: - if desired undate the square by entering either a colon (:) to empty the square, or a single letter

(K, Q, R, B, N or P) for the corresponding White niece or two letters (KK, QQ etc.) for a Black piece; enter a Space to step to the next

square (whether or not you have updated the preceding one): - enter Carriage Beturn when a se-

quence of squares has been updated. Intelekt again responds with a dash prompt, waiting for you to enter a new square.

· after editing the board, return to normal mode by entering Carriage Return. It may be worth noting that Intelekt will refuse to pley unless there are a Black and White king on the board . .

All the commands listed above can only be entered when it is your turn. So what do you do when Intelekt is thinking? You can 'interrupt' him by entering Break or several spaces. This has the same effect as the Control N instruction described above: you can change the level of play. By entering a lower level (tevel 1, say) you can ensure that it will be your turn within half a minute: at that point you can of course enter env command.

Reset: This resets the hoard and program for a new game

Special moves

Entering 'normal' moves was evoluted shove. For those who are not to familiar with the numbering of the equator /A to H left to right, and 1 to 8 from bottom to tool each board print-out includes these letters and numbers. There are also a few special moves: castling en nassant taking of a nawn check and nawn promotion. All of these possibilies are known to Intelekt. They are dealt with as follows:

Castling: only enter the move for the king Intelekt will interpret this correctly, check whether or not it is permissable and then move both king and rook accordingly

En-passant: this move is not as well known as it ought to be. To put it in a nutchell: when a nawn is initially moved up two squares, passing a square that is attacked by a nawn, it can be taken at the next move by that pawn. As an example, assume that Black has a pawn on h4. If white moves a pawn a2-a4, Black can take it immediately by moving h4-a3. To execute this move. you would simply enter 'b4-a3': Intelekt will know what is meant,

Check: Intelekt will print a warning when it places you in Check (or Checkmete); it then rejects eny move that doesn't remove your king from check Stalemate is also recognised.

Pawn promotion: It is presumed that when you promote a pawn, you want a queen: end Intelekt calculates its moves on this basis (a minor 'blind spot') If you want anything else, this can be obtained via the 'change board' mode,

A few games

Three complete games are given in tables 3. 5 In the first fairly streightforward game. Intelekt played black: in the second he played white. In the third game. Intelekt again pleyed black: furthermore, in this game white made a deliberate effort to 'draw out' the machine as far as possible before striking back - too late as things turned out . . .

Obviously, it would take up too much space to examine each game in great detail. However, if you are interested in playing out each game according to the moves listed in the corresponding table we will attempt to pick out the interesting highlights.

Gama 1

The first two moves were according to his opening 'book': Black's response was immediate. White's third move (a2-a3) put a stop to this; from now on. Intelekt must start thinking for himself . . . After some manoeuvering and minor

skirmishes. White's move 13, f2-f4 was a deliberate attempt to make things complicated. If, on the next move, White tekes one of Black's pawns Iffixes or ffixes) the rook on fi would attack Black's queen and things would start to happen. Black can't take the pawn by playing e5xf4 and afirth opens a lot of interesting nossibilities

In fact, things developed nicely, Then, at the 17th move White was faced with the choice: Nd5-f4 or attempt to break up Black's centrel pawn formation? He chose the latter option, but it didn't nuite work out as planned Not yet anyway.

Moves 20 and following may seem rather strange at first sight, 20 Ra1-d1 is safe enough: Black cen't play Bh5xd1. since this would be followed by Qf2xf7 mate! To remove this threat Black tried f7-f5. This led to the loss of a nawn, and White even not the apportunity to continue the

87.e5

d7-d6

NhR-AR

Del7-e4

n2-n4 c7-c5

Bf1-02

5 Nh1-c3

6. d2-d3

7 No1-e2

8 0.0

2 -2 -4

3 02-03

Table 2

9	b2-b3	Nd4xa2 [†]
10	Nc3xa2	Qd8-f6
11.	8 c1-b2	g7-g5
12,	Qd1-d2	894-66
13	f2-f4	g5x14
14.	Ne2xf4	8e6-g4
15.	N f4-d5	Qf6-d8
16.	Qd2-f2	8g4-h5
17	b3-b4	с5хь4
18.	d3-d4	b4-b3?
19.	e2xb3	Bf8-g7
20	R=1-d1	f7-f5
21,	Qf2xf5	Bh 5-g6
22	Qf5-f2	Bg6-h5
23	g3-g4	8h5-g8
24	h2-h4	Ng8-h6
25	g4-g5	Nh6-g8?
26	d4xa5	8g6-h5
27,	≅5xd6	8g7xb2
28.	Qf2xb2	8h5xd1
	Qb2xh8	Bd1xb3
30	Qh8xg8 [†] ?	Ka8-d7

37 Obexbe "I knew that" Ra8-b8 39 DH6.f61 K17-08 39 g5-g6 Rh8xh4[†]

32 Nd5-b6?

Rf1-f6[†] 24

35 Rf6×e6[†]I

36. Qh7-h6[†]

33 Kal-h1

40. Qf6xh4 Ka8-a7 Qh4-h71 "GRRR" Ka7-f6

42. g6-g7 h7-b5 43. q7-q8 (Q1 "I knew that"

"I give up"

Qd8xb6[†]

Bd3xc4?

8c4-e6

Kd6ve6

Ke6 f7

Tabla 3, The first geme, with Intelakt playing bleck

'mopping up' action in the centre (moves 26 and following). During a momentary luli in the battle, Black decided it would like to take a pawn (29)

. Bd1xb3), leaving White with so many options that he dicin't know which to choose! Md5-27, followed by Oh8xe51, might well win a rook. On the other hand, Oh8xe94 seems quite promising already, Or Oh8xh77 Or Rf1-b17 Or e4-65 The game had already lasted three hours, so White decided to pick one alternative at random.

32 MdS-66 was a missile, pure and simple. The Idea was to pin things in that corner (Od8xb6 was to be followed by Rf1+B, and f8 Black tried to save this rook. White could follow up with Rf1+df), but White forgot that (Db6 gives check! Amazingly, Intelekt offered this option one move later—apparently assuming that De6-66 would be a 35...37 shows it. It wasn't, as moves 55...37 shows 1. It wasn't, as move 55...37

What followed was just a fairly brutal end-game, punctuated by various comments from Intelekt.

Come 2

By coincidence, this game (with Intelekt, Albert 1994) and White developed along the same initial lines as the previous one. As before, Black's third move (g2-g6) put an end to Intelekt's use of his opening book. From hare on, the game progressed in a fairly conventional amaner, until things started to happen around the tenth move. After the dust that cleared (at the fourteenth move), Black was two pawns up end had a considerable oscilional advantage.

As things seemed to be developing in a Black's favour, White obviously decided that it would be wise to exchange queens (moves 18 and 19). There didn't, seem to be much point in avoiding this seem to be much point in avoiding this exchange. From here on, things and a developed slowly but surely. For one has the fun of it, Black tried at little trap at at move 31 (e5.e4): 22 KGS+e8 would have been followed by NG-6.27; winning a rook. As expected, White saw this trap and avoided it.

Some further manoeuvring (up to and including move 39) led to a position where most of the remaining pieces were tied up in one corner, leaving the game essentially as a standard twopawn-against-one-pawn end-game. Surprisingly, White gave the impression that it was going to chase away Black's rook with its king, so Black decided to simply promote the pawn without taking further precautions (move 43) However, the White king came back prolonging the agony. By move 49, the end result was clear (even to Intelekt); in sheer desperation he tried sacrificing his bishop. To no avail,

If you think it looks easy to 'beat the moonster', the following may prove interesting. At move 19 in this game, the situation was as shown in figure 5. At this point, Black seriously considered playing 19... Qa5-c3. For various

Walter of

1.	02-04	e7-e5
2,	c2-c4	c7-c5
3	d2-d3	g7-g6
4.	h2-h3	Bf8-g7
5.	h3-h4	N98-16
	g2-g3	d7-d6
7.	Od1-a4†	Nb8-c6
8	Bc1-g5	Q-0
9.	h4-h5	Qd8-b6
	h5-h6	Bg7xh6!
11.	8g5xh6	Qb6xb2
12	Bh6xf8	Qb2xa1
13.	Bf8xd6?	Qa1xb1 [†]
	Qa4-d1	Qb1xa2
	Ng1-f3	Nf6-94
16.	Nf3-d2	f7-f5
	Bd6xc5	f5xe4
18		Qa2-a5
	Qb1-b5	e4xd3
20.	Ob5xe5	Nc6xa5
	"I knew th	
21.	8f1xd3	Bc8-e6
22.		Ne5-c6
	864-c5	Re8-c8
24.	Nd2-f3	Nc6-a6
25	Вс5хе7	Na5xc4
26.	N 13-g5	No4-b2
27.		Be6-c4
28.		Nb2xc4 [†]
29.	Kd2-d3	h7-h5
	Ng5-e6	b7-b6
31.	Rh1-f1	e5-e4 [†]
	Kd3-d4	e4-e3
33.	f2xe3	Ng4xe3

25 Ne6-c7 Re8-e 7 Re7-d7 20 Ne7-b5 37. Kd4-e4 No4-d2*I 38 Knéve 3 Nd2vf3 20 40 n3-n4 KoB.h7 41 ndvh5 a6xh5 47 Kh7-a6 K f4-a52 44 V a5.641 Ko6-b5

B/1./3

44 Ke5-f4l Kg6-h5 45, Kf4-f3 Kh5-g5 46, Kf3-g2 Kg6-g4 47, Kg2-h2 h4-h3 48 Kh2-h1 Kg4-g3 49, 8e7xb6l Rb7xb6

50. Nb5-c3 Rb6-e6 "I give up"

Mistakes ere not permitted. This is illustrated by the following elternative play from move 19:

19. Qb1-b5 Qa5-c37

20. d3xe4 Ne6 d4 127 Kn1-e2 Bc5xd4 n5vd4 Ob5-e8[‡]11 KoB-a7 OaB-e7 Kn7.08 25 On7vh71 Ka8-f8 26 Oh7-h81 □h8xd4 Bc8-15 Ra8-eB† ad v46 Ke2-d3 Kd3-c2 Qa3-a4[‡] 21 Na2.62 32. Rh1-h7 Kf7-q8 33. Qd4-q7[†] Mass.

Table 4. In this game, Intelekt played white. From the nineteenth move on, two varietions were tried.



Figure 5. In the second geme, this position was reached efter White's 19th move. An elternative play was tried from this point.

reasons (mainly that it didn's 'feel' right), he chose the alternative given earlier (e4xd3). However, since it is very easy to set up any position when playing against Intelekt, the second-best choice was also tried later on. The results are shown in the continuation of table 4...

The key move was 23 Qb5-e81, leading to mate in four moves - or so it seems However, when it came to move 25 he played Qe7xh7† instead of Rh1xh7 followed by mate 1...Oc1xc41. 26 Nd2xc4, Ng4-f6, Qe7-g7 mate), Prolonging the agony? Or was this 'beyond his horizon'? Or did he see greater danger in . . . d4-d3[†], which opens new possibilities for harassment by Black? However this may be. Black now has a small reprieve: he even gets a chance to set a small trap: 29... Qc1-a3. It seemed conceivable that White might play Qd4-c3, which could be followed by Na4xf2 - winning a rook), Howevar, no such luck. Even though it took some time, Intelekt succeeded in ending the game. To be quite honest; his end-game could do with some improvement! He gets there in the long run, but it could often be a lot shorter

Geme 3

This game proved quite interesting, Intelekt played Black, and White deliberately attempted to 'draw him out'. As it proved, giving Intelekt an advantage is fatal — even at level 3!

The surprises started at move 7: Mod4/371 Sucided Not at all, as the continuation proves. To compound the misery, White's thirteenth move was an out and-out mistake, and Black's response was immediate. Things start to get hectic at this point, culminating in Black's clinicher at the twentient move. Black's clinicher at the twentient move. Black's clinicher in the start of provided the start of the start of provided the provided provided

comment 'Dummy!' was adding insult

to injury. White now decided to get

vicious, but it didn't help. What follows is relatively uninspired. White tried a little tran at moves 42 and

43: the idea was to follow up with AA Ras-a? winning the name on his It didn't work By the fiftieth move White didn't feel like doing any hard thinking 51 c6-c7 might have been hatter than KdS.a7: and 52 Ka7.d7 might he hetter than Ka7.da Howaver the result seems a foregone conclusion no matter what. Moves 57 ... 60 offer a clear apportunity for a draw on the hasis of repeated moves: however White would like to see how Intelekt wins this game. It's a disappointment Even with one rook up, he can't work out a clear strategy. After move 73 White had had enough - and switched to autoplay After move 79 it seemed a good idea to go to hed and have a look in the morning to see what had develoned Nothing! He was still playing ring. around the roses So I nulled the

The moral of the story: Intelekt plays a good game but he doesn't always know how to win in an end-game. This is a fairly common failing with chess computers. Fortunately, it doesn't detract much from their charm; the funis in fighting the game until there is a clear win for one of the two sides. At that point it would be normal to nive un Playing on against a human on-Donent would lead to a fairly quick death, so you don't do it; playing on against Intelekt may lead to an endless game, so you don't do that either.

In conclusion

In earlier articles ('How I beat the monster' and 'Computers and Chess' Elektor January 1979), we examined the operating principles and common failings of chess-playing computers. Basically, Intelekt uses the brute force of a fast 16-hit microprocessor to overcome the shortcomings of a straightforward 'mini-max' procedure. Surprisingly enough, this approach works! For most 'average' human chess players he presents a good challenge at reasonably short response times. In fact, for most of us noor mortals it is fortunate that his 'creator' didn't add sophisti-cated short-cuts in the program. It would be just too humiliating to be wiped up by a handful of electronics that only took a few seconds to work out a movel

However, there is room for improvement. We have already discussed the possibilities of improving the end-game and including a survey of pawn promotion to other pieces than a queen. Both would involve additional memory and slower response - as things stand at present. But Intelekt's skills are stored in EPROM - and this can be exchanged, at a later date, for a more sophisticated program! Who knows? Intelekt is intended as a chess opponent. He doesn't like solving chess problems Table 5

t.	e2-e4	c7-c5
2.	g2-g3	n7-e5
3.	Bf1-g2	d7-d6
4.	b2-b3	Nb8-c6
5.	Bc1-b2	Nc6-d4
6	Ng1-e2	B cB-g4
7.	Nb1-c3	Nd4-f3 ¹ 1
В.	Bg2xf3	894xf3
9	Rh1-f1	
to.		Ng8-16 h7-h5
	d2-d3	n /-nb Qd8-e5
11.	h2-h4 Od t-d2	g7-g6
t2.		B18-h61
t3.	0-0-0	
14.	Ne2-f4	e5xf4
15.	Nc3-e2	f4xg3
18.	Ne2-14	Qa5xd2 [†]
17	"I knew th	
40	77.5	g3-g2
1B,	Rft-g1	8 h6x f4
19.	Bb2xf6	0.01
20.	8 f6-g5	Bf4 h2!
21	Rg1xg2	
	"Dummy!	040 -0
	10.11	8f3×g2 f7-f6
22.	f2-f4	
23	Bg5-h6	Bh2xf4
24	Bh6xf4	8g2-h3
25.	Bf4xd6	RfB-cB
28.	Rd2-f2	16-15
27.	e4xf5	B h3xf5
28.	Rf2-g2	Rc8-e8?
29	Bd6xc5	Re8-c8
30	b3-b4	Kg8-h7
31.	Kc1-d2	Bf5-e6
32.	c2-c4	e7-e5
33	a2-e3	Be6-h3
34	Rg2-e2	e5xb4
35	Re2-e7 ¹	Kh7-h6
35.	Bc5-e3 ¹	g6-g5
37.	Be3xg5 [†]	Kh6-g6
38.	а3хъ4	Bh3-g2
39	Kd2-c3	Rc8-IB
40	Re7-e6 ¹	Kg6-g7
41.	p4-c5	RfB-f2
42.	Re6-e5	Bg2-c6
43.	K c3-d4	Rf2-ft
44	b4-b5-	Всбхоб
45.	Re5-e71	Kg7-g67
46.	Re7xb7	Bb5-c6
47.	Rb7-b8	Ra8 a4 [†]
48	Kd4-e5	Rft-et [†]
49	Ke5-d6	Bc6-13
50	c5-c6	Ret-dt
5 t.	Kd6-e7?	Rdt-et†

53.	KdB-c8	Re1-e8 [†]
54.	Kc8-b7	Bf3-g2?
55.	Kb7-a7	Rd4xd3
56.	o6-c7 [†] 1	Kg6-f5
57.	Rb6-b81	Rd3-e3 [†]
58.	Ka7-b6	Ra3-b3 [†]
59	Kb6-e7	Rb3-e3 [†]
60.	Ke7-b6	Ra3-b3 [†]
61.	Kb6-c5	Re8xb8
62.	c7xb8	Rb3xb8
63	Kc5-d4	Bg2-c6?
64.	Kd4-c5	Bc6-#4
65.	Kc5-d6	Kf5-e4
66.	Kd5-e6	Be4-c6
87.	Ke6-f6	Ke4-d3
6B.	Kf6-g7	Kd3-e2
69.		BcB-f3
70.		Rb8-b6 ^t
71	Kh6-g5	Ke2-d3
72.	Bf4-c7	Rb6-b5 [†]
73.		Kd3-e2
Aus	opley	
7.4	Bc7-e5	Bf3-d5
75.	B+5-c3	Rb5-b1
76.		Rb1-gt
77.	Bc3-d4	Rg1-c1
78.	Kf5-g5	Ke2-d3
79.	Bd4-e5	Rct-ft
14B.	Kg6-g5	
	giving the	
	situetion	
8	3000	900 6
	9990.	700/4 9
7		1000
· 1200005	9000 S	THE STATE OF THE S

52 Ka7,482 Ba4,44[†]




Table 5. The computer plays black, and white tries a deliberately 'passive' game to provoke Intelekt into ettacking. This proved fetal . . .

on his own. So what? Playing chess is fun, but getting someone (or something) else to solve chess problems for you is as pointless as looking for a Scrabble opponent who will solve crossword puzzles. We got to like Intelekt - he has a charm of his own. If you like chess, you should make his aguaintance

David Levy: 'How I beat the monster' Elektor, January 1979, p. 140 'Computers and Chess'

Elektor, January 1979, p. 134 16-bit microprocessors

Special supplement in this issue.



16-bit microprocessors

"16 bits, and what do you get?
Another day older, and deeper in debt!"

It seems only a few years ego that we were getting used to the ides of a complete computer on a single chip. At tha time, only very simple "computers" were involved: microprocessors made sophisticated systems controllers. but they were vastly infeir or to 'fure' minicomputers.

Now, things are changing. Rapidly. The new generation of 16-bit 'micro'processor systems can equal or evan better the performance of present-day 'minis'. This means that a fully-fledged personal computer is now within reach of any enthusiast. Tha only question is: which system do you choose?

This article is intended as a brief survey of the field. As was apparent in the past, and will become even mora apparent in future articles, our personal conclusion is: you can make elmost any processor do almost any job. So you just pick the one that happens to come to hand, or that appeals to you most for personal reasons.

From valve to transistor . . . From transistor to (TTL) IC . . , From TTL IC to CMOS . . . From CMOS to microprocessor . . . And now 16 bit processor !

All this in the space of some thirty years. No wonder a lot of electronics enthusiats have lost track of developments! However, they are still interested: we often get letters with comments like 'I wish I understood what it's all about!' In this erticle, we will attempt the impossible: to give a general impression of what these super-microprocessors are, and et the same time compare their capabilities in greater depth for the banefit of micro-processor enthusiats.

What is a 16-hit microprocessor?

Funnily enough, it is not et all easy to decide whether a particular type belongs in this catagory or not – for reasons that will be explained. However, we can make some general essumptions that broadly define the group.

broadly define the group.

A 16-bit digital 'word' defines more than 64,000 numbers – from –32,000 to +32,000, for instence. This is considerably more precise then the 256 mumbers defined by the older 8-bit microprocessors (or [pf-5]). Given this large numerical range, it becomes the processor of the second o

Broadly speaking, env computer system can be subdivided into e few distinct sections; inputs and outputs (keyboard, display control lines etc.): memory Containing both the program that must be run and the data involved); and the 'centrel processing unit'. This 'CPU' moves data to and fro as required end performs the necessary operations (add, subtract, multiply, divide, AND, OR, EXOR etc.) as well as ensuring that all these data movements and operations are carried out in the correct sequence. as specified by the program. Quite a job, you would think; but in fact these 16-bit microprocessor chips do all this and, very often, more, Any comparison of 16-bit processors must therefore take several things into account:

- what 'operations' can they do (arithmetic, logic, etc.)?
- how large e memory can they handle comfortably, and what possibilities do they offer for moving data to and from this memory?
- what options do they offer to the programmer (jumps, loops, subroutines, etc.)?

A further general point regarding computer systems is that they tend to grow. As more and more memory and 'peripheral' (input/output) devices are added, some further points become important when comparing micro-

- how easily can they cater for external devices that want to break into the program ('interrupt' it) at awkward
- how willingly can they co-operate with other microprocessors, sharing the same resources (memory, peripheral devices, etc.)? Bearing in mind that these 'resources' often constitute the bulk of the cost in a computer system, using several processors in one system ('multi-processor' operation') often makes succeed servale.
- how fast are they? As systems grow, programs may well become more complicated, Doing a complete division in 40 geseconds may seem fast, but when you have a program that requires unpresent housend calculations and data movements, time does tend to run out. Think of the ches computers that may take several hours to work out one complicated movel.

Back now to the question; what is a Inbit microprossor? As a first generalisation, it seems 'logical' to say; eny processor that provides the main features outlined above and works with 15 bit data. But there's the rub, Several processors work with 18-bit data to not processor with 18-bit data to not processor with 18-bit data to not processor with self, but only move data in 8-bit 'bytes' two consecutive bytes are required for one 15-bit word. Is this still a 15-bit processor? We are inclined to say; yes,

16-bit microprocessors, main types

In a sort of a way. After all, it does the same job – even if I takes whice as long to move the data around. But in that case, do you also include procesers that work with 32-bit data inside the CPU and move data in 16-bit chunks? Or are they 32-bit ten? The Motorola MC 68000, for instance, was defined by somebody as 1 a 32-bit microprocessor, manureradins as 1 fishir (2011).

Insulpreaming say rolls delice, we have for the purposes of this article, we have that 'seem to belong in the casepory, at first sight. This gives us the eleven main types listed in table 1, For various reasons (price, intended application) this list was 'pruned', leaving us with the short list given in table 2 the ple that ere of primery interest to (amateur) enthusiats. Variations on these five main types are listed in table 3, together with some comparative information.

First impressions

There are two distinct tendencies in flebit µB design on the one hand, upgrading from 8-bit processors; on the other, 'downgrading from mini-computers. To some extent, both of these tendencies can influence the design of the same microprocessor, Motorola and Zillog, for instance, have both based their instruction set on an analysis of 'most frequenty used in-structions'. Depending on how the balance is struck between these two

Table 1

type	originator	process	310
MN 601	Data General	NMOS	m
9440	Fairchild	I ² L	m
F100L	Ferrenti	Bipoler	m
CP 1600	General Instruments	NMOS	81
8086	Intel	HMOS	91
MC 68000	Motorola	NMOS	01
NS t6032	National Semiconductor	XMOS	91
MN 1610	Panafacom	NMOS	7
TMS 9900	Texas Instruments	NMOS	04
WD 16	Western Digital	NMOS	m
2 8001	Zilog	NMOS	ge

application
minicomputer OEMs
minicomputer OEMs
militery
electronic gemes
general-purpose µP
general-purpose µP
general-purpose µP

general-purpose µP minicomputer OEMs general-purpose µP

Table 2

16-bit microprocessors short list

rype	FINALIGIACEUTELS
8086	Intel, Mitsubishi, Mostek, Siemens
68000	Motorola, Hitachi, Rockwell, Thomson
t6032	National Samiconductor, Fairchild
9900	Texas Instruments, AMI, ITT
8001	Zilog, AMO, SGS-Ates

Teble 3a

main type	derived types*	data length in CPU/bus	address range bus/memory/with support	date/eddress bus multipfexed	derivation	
8086	8080	16/16 bits 16/8 bits	20 bit/1 Mbyte/1 Mbyte	yes	upgrade from 8080 (+ downgrade from minl's)	
00088		32/16 bits	23 bit/16 Mbyte/64 Mbyte	no	upgrade from 6800; downgrade from mini's	
16032	16016 16008	32/16 bits 16/16 bits 16/8 bits	24 bit/16 Mbytn/ 16 bit/64 Kbyte/ 16 bit/64 Kbyte/	yes	upgrade from 8080; downgrade from mini's	
9900	9940 no external di 9980/9981 16/8 bits		15 bit/64 Kbyte/ tate/address bus; 2 Kbyte RAM/ROM on chip 14 bit/16 Kbyte/ 15 bit/64 Kbyte/		downgrade from minicomputer	
8901	8002 8003 8004	16/16 bits	23 bit/8 Mbyte/48 Mbyte 16 bit/64 Kbyte/384 Kbyte as 8001 as 8002	yes	upgrade from Z80; downgrade from mini's	

^{*} for derived types, only differences with respect to main type are listed

Teble 3b

main type	derived		egisters	dete stored in memory *	1	shortest**	longest**
		general	dedicated + control		clock frequency		
8086	8088	-	14 (16-bit)	low-high	8/5/4 MHz 5 MHz	0.25 μs 0.4 μs	20 μs (Φ 32 μπ (Φ
68000			18 (32-bit), 1 (16-bit)	high-low	8/5/4 MHz	0.5 μs	20 μs (②
16032	18016 16008	8 (32-bit) 8 (16-bit) 8 (16-bit)	6 (24-bit), 2 (16-bit) 8 (16-bit) 8 (16-bit)	low-high	10 MHz	0.3 μs	8 μs (Ф
9900	9980/ 9981 9995	16 (16-bit)***	3 (16-bit)	high-low	3.3/4 MHz 2,5 MHz 6 MHz	2 μs 2.6 μs 1.1 μs	31 μs (Φ 41 μs (Φ 17 μs (Φ
8001	8002 8003 8004	16 (16-bit) 16 (16-bit)	7 (16-bit) 4 (16-bit)	high-low	6/4 MHz 6/4 MHz 10 MHz 10 MHz	0.5 µs 0.5 µs 0.3 µs 0.3 µs	140 µs (③ (19 µs (④ 60 µs (④ (11 µs (④

^{* &#}x27;low-high' least significant byte at lower address; 'high-low': most significant byte first,

Table 3c

	derived types	interrupt types			1/0	instruction	ASORT for	
main type		NMI	treps	non-vect.	vectored	8910	quau0	memory
8086	8088	1	-4	-	251	64 Kbyte	6 byts 4 byts	no
68000			27		227		no	по
18032	16016 16008	1	9	1	240	•	8 byte	yes
9900	9980/ 9981 9995	2	16		15	4 Kbrt	no	no
8001	8002 8003 8004	1	4	1	128 255 128 255	64 Kbyte	?	no no yes

^{*} memory-mapped only

^{* *} at highest permissible clock frequency

^{***} these registers are located in RAM, not in the CPU

unagned divide, (32-bit) ÷ (16-bit) = 16-bit result + 16-bit remainder
 signed divide, (32-bit) ÷ (16-bit) = 16-bit result + 16-bit remainder
 signed divide, (64-bit) ÷ (32-bit) = 32-bit result + 32-bit remainder

opposing tendencies, the results

- Intel (8086, 8088) have aimed primarily at upgrading the 8080 family;
- marily at upgrading the 8080 family; in fact, the 8080 registers are a subset of those in the 8086, so that existing programs can be run with only minor modifications. This has the drawback that the registers are often declared to specific instructions, although this often makes for more compact machine-language instructions, it also tends to limit the programmine positions.
- Motorola (MC 68000) have aimed for the future. 32-bit registers and a powerful instruction set (based, in part, on minicomputer practice). At the same time they have maintained compatibility with the existing 6800-family, so that existing support chips can often be used (usually in pairs).
- National Semiconductor (NS 16032, 16016, 1600B) have also aimed for the future, without forgetting the past. This has led to an intriguing combination of old and (very) new ideas: on the one hand '980B/features' like lowhigh data storage (more on this letter); ISM byte address range, dave processor concept and provision for virtual memory systems (which will also be
- discussed further on).

 Texas Instruments (TMS 9900 family)
- have almed quite simply at putting a minicomputer on a chin. The result is distinctly slower than all other processors; its eddressing range is much smaller: it doesn's cater for anything like as many interrupts: its instruction set is much more limited. Why? It's older! At that time, memory and peripherals were much more expensive. so you didn't use so many in one system. This is a great pity: it offers the unique feature of locating a complete general-purpose register set in RAM. which simplifies interrupt processing and subroutine branches enormously. as will be explained.

1h

Zilog (Z8001, 8002, 8003, 8004)
 have aimed at providing a powerful,






Figure 1e, The 8086 register set. This can be considered an extension of the 8080/8085 registers, as indicated by the shaded ergs.




Figure 1b. The registers in the 68000 ere 32-bit 'wide'. Is this still a 16-bit processor?




Figure 1c. The 16000 also uses 32-bit general-purpose registers.




Figure 1d, The 9900 registers are located in RAM. This can be extremely useful in many applications.

general purpose microprocessor. They seem to have done a good job of combining the best of existing microprocessors with micropropagate practice.

Registers

In any microprocessor, registers are used for three distinct applications:

- data is loaded into a register, prior to performing some 'operation' on it (add, subtract, shift or whatever);
- specific memory addresses are contained in registers (the first address of a group of data, stack or program
- processor control functions are stored in control registars (the program counter that points to the next instruction to be executed; 'status flags';

There are two distinct approaches to the use of registers. In many older 8-bit processors, each register is 'dedicated' to a specific job. There is one 'accumulator' for data operations: a 'stack pointar' for the first address of a stack; and so on A more flexible system is used in soma uPs: 'ganeral-ournose' registers are implemented to perform any data operation or addressing function that the programmer cares to specify. While being more flexible, this approach does have the slight disadventage that the instructions may be longer. You can't just write 'edd 1 to the data': instead, you must specify 'add 1 to the data in register 2', for instance,

In 16-bit processors, there is a clear tendency towards the latter system. Figure 1 shows the register sat available to the various processors.

The 8086 (figure 1a) has 14 18-bit registers in all. In principle, these are dedicated as shown. However, Intel goes to great pains to point out that the first elight are 'general' registers: "The data registers can be used without constraint in most arithmetic and logic operations. The pointer and index registers can also participate in most



arithmetic and logic operations. In fact, all eight general registers fit the definition of 'accumulator' as used in first and second generation micro-propessors"

Something similar applies to the 68000 (figure 1b). In this case, the first eight 32-bit (I) registers are intended for data manipulation and the second group of eight for 'stack' and 'base' addressing. All sixteen registers can be used for

The 16000 (figure 1c) has eight (32bitl) general-purpose registers, as well as an extensive group of control registers

A rather different approach is used in the 9900 (figure 1d). The processor itself contains the two normal control registers (program counter and status register) plus a "workspace pointer". The latter points to the eddress in RAM of the first "register"; in all, sixteen 'general-purpose' registers as specified in this way. If a new group of 16 registers is required for a subroutine or interrupt, you only have to change the eddress in the 'workspace pointer'.

Finally, the 8000 family (figure 1a) contains 16 general-purpose registers, one or two of which are ectually doubled for 'system' or 'normal' mode. A general point worth mentioning is the use of registers for other data lengths than 16 bits, This is illustrated by dotted lines in the diagrams.

 8086: the first four registers can be addressed as two individual 8-bit sections each. Effectively, this meens that they can be used es four 16-bit or eight 8-bit registers, or eny com-

 68000: 8-bit and 16-bit sections of the first eight 32-bit registers can be used individually, as shown; the other registers only offer the 16-bit portion.

 16000: for 8-bit or 18-bit data lengths, the lower part of a register is used. It is also possible to combine two registers and use this pair es e single 64-bit register.

 Z8000: the first eight registers can be split up into 8-bit halves. Furthermore, pairs of 18-bit registers can be used as 32-bit registers; it is even possible to group them as 'quadruples', making 64-bit registers.

Addressing modes

Obviously, when writing a program you must not only tell the processor what to do with data – you must also tell it where to find the data in the first place! In memory and, if so, where? In a register? Or is the data part of the instruction ("add one to)?

As any programmer will know, a large number of different ways to indicate where the data is can be a great help. Most processors offer the following options:

· 'register': the register specified in the





Figure 1s. The registers in the 8001 and 8002 can be combined into 32-bit 'pairs' or even 64-bit



instruction contains the data.

'immediate': the data is included in

 'direct': the instruction contains the memory address where the data is to be found.

 'indirect': the register or memory location specified in the instruction contains the address where the data is to be found.

 'relative': the data is contained at an address that is a specified number of steps above or below the address pointed to by the program counter.


• Indexed*: the data is at an address that is found by adding a fixed address to a value in an 'index' register. This is useful when retrieving data from a table, for instance. An instruction can read 'retrieve the fifth data value (five in the index register) from the table sarting at address 1000°. Adding one to the value in the index register converts this nativoction to 'retrieve the data'.

In addition to these basic options, each processor adds its own variations, as illustrated in figura 2. It should be noted that manufacturers don't seem to agree on what name should be given to agree on what name should be given to any particular variation, which can become rather confusing. Most manufacturers, for instance, use the phrase 'direct' addressing when the instruction contains the mamory address where the data is located, Motorola, however, call this 'absolute' addressing, '(register) diract' refers to the situation where the data is contained in a specified data is contained in a specified

There are a few other points that are worthy of note What for instance is the difference between 'based' and 'indexed' addressing in the 8086? At first sight, very little, However, thera is a difference between them in intent. Assume, for instance, that all kinds of data for all employees in a company ara contained in data tables in memory. If you want to print out all data concerning one employee, you can use indexed addressing: specify the first address of the employee's data table and step through it by updating the index register. On the other hand, if you want to total the salary of all the employaes, you specify which antry in the tables to look at (the fifth, say) and step through the complete memory by updating the 'base address'

register. Obviously, this sort of thing often involves updating an 'index' register in equal steps at regular intervals. Some processors include this as an extension to indexed addressing instructions ('increment' and/or 'decrement'); others have separate increment/decrement by 1, 2, 4 or even 'n' (28000) instruc-

tions.
While we're on the subject of 'memory',
one further point should be discussed,
Existing memory systems ere designed
for 8-bit processors, so how do you
store 16-bit data? In two 8-bit blocks.




NVIE Nan vecaletel intervier enals SSG Septembrings enalse SS Systeminarmal mosts Puture Mave processor enable

81127 10


'register quadruples'.

16-bits microprocessors






81127 - 20




01127

Figure 2b. The 68000 also offers 'post-increment' and 'pre-decrement' addressing modes. These are extremely useful when menipulating large blocks of data.




01127 2e



1127 - 26

Figure 2d. The 9900 has all the usual basic addressing modes, plus a few that relate specifically to this perticular processor's 'architecture'.

obviously! However, this means that each 16-bit word takes up two memory addresses, and each manufacturer has drawn different conclusions from this. In the first place, Intel and National have decelded to store the least significant byte at the lower memory address—like writing '8119' when you mean '1881'. The other manufacturers do it is not considered to the control cases the data must know be 'aligned': the first address for each 16-bit word must be an even-numbered address. This saves an address line and gives a greater range for 'relative'




addressing. However, it also means that data and instructions cannot always be tightly 'packed' in memory, and for this reason Intel (8086/8088) cater for both aligned and non-aligned data—the former being faster.

Instruction sets

The more instructions the merrier, you would think. However, this is not strictly true: it all depends on how powerful your instructions are in the first place. To give an example: for

20



B1127 . 7e

Figure 2s. At first sight, the 8001 and 8002 appear to offer less addressing modes than the other processors, However, some 'addressing possibilities' (increment and decrement, for instance) are included in the instruction set.

block transfer, the 8086 offers the instructions 'repeat', 'compare' and 'decrement'. The Z8000 set includes a single instruction 'compare, decrement and repeat'. Each processor has its own strong and weak points — the 8086, for instance, is the only one to include 'ASCII adjust for add and subtract'.

Table 4 gives an approximate comparison of the various instruction sets, but to get the full picture the manufacturer's literature will have to be studied. Some processors have 'machine language' instructions that are relatively easy to memoritie — a boon to amateur programmes! Some assembles are should appeal to professional users. Some instruction sets are more suited



Table 4

	INTEL 8088	MOTOROLA 68000	NATIONAL 18032	TEXAS 9900	ZILOG 8001
DATA TRANSFER messe, general purpose mmsdate to resister immediate to resister immediate to mamory to/from deforated register (acou, addr reg, program starul etc.)	X X X XX (accu) XX (accu) XX (EA/pointers) XX (Ff.ags)	X X X (CCRI XX (SRI X (USP) XX (An)	*}x	XX X OXX CRU = I/OI XXX (workspace positivi) X ISRI	}13 B/W/DW
move multiple registers stack: gush	xxxx	XX (SP/An) X		X (Int majk)	xx
pop save regirrers restore registers	xxxx		x x		××
other: exchange data clear swep bytes load address	xx	x x	v	×	×× ××
transfala byte	×		×	^	xx
LOCK TRANSFER AND STRING MANIPULATION					
repeat move	×		xx		(n.a.)
loed Itora move and repair	x x		DO		XXXX
compare	×		××		XXXX
comperé and répeat scan trénales	×		(X)		8
translate and repeat franslate, fast franslate, fast and repeat					XX XX XX
ricprirmg			Х		
NPUT/OUTPUT	XX	m	m	X (CRU)	××
 Input impul and riner /deer, impul, liter /deer, and repear i pecial impul i ripecial inpul and iner /deer i special inpul and iner /deer, and repeat 	See 8089	0 1 8	m e m o r	X (CHU)	XXXX XXXX XXXX
e earigul output and Incr (decr, output, Incr./decr and rapeal special output and mor /decr. special put, Incr /decr, and rapeat	XX see Boss	m a p p a d	m e p e d	X (CRUI	XX XXXX XXXX XXXX
mara peripharal data (8-bit)		X			
communication register rest CRU bit set CRU bit clear CRU bit				× × ×	
ARITHMETIC					
edd add with carry add decreal decreal decreal ASCII adjust for add ASCII adjust for add	xxx xxx	XXXX (n.a.)	XX X	XXX [X 9940)	x xx xx
recrement by one increment by one increment by 'n' add address	xx	×	×	×	××
a subtract rubinect with borrow	xxx	xxxx	× × ×	XX (X 9940)	xxx
rubtract decimal decimal edjust for rub. ASCI i edjust for sub, decrement by one decrement by I wo	x x xx	(n.a.)	*	X X	(XI
decrament by 'n' change rign, decramel subtract address	×	× × ×	×	×	××
multiply, unrighed multiply, rightd ASCII adjust for mult	××××	×	×	×	xx
divide, unsigned divide, signed ASCII adjust for divide	×	×	×	×	xx
ASCII edjust for divide extend sign evaluate periodic function modulur of periodic function remainder	×	×	XX X X		xxx
s compare check Flagainst bounds	XXX	XXX	XX X	ххх	XXXXX

Teble 4,

	INTEL BOOK	MOTOROLA 80000	NATIONAL 16032	TEXAS 9900	ZILOG 8001
LOGIC					
AND	XXX	xx	x	×	ж
• OR	XXX	xx	х	×	xx
= EXOR	XXX	××	×	×	xx
• NOT	×	×	×	×	xx
• test flag(s)/CC	XXX	(n.a.)		(X CRU = I/O)	xx
test operand Iset end set		×			xxx
ROTATE AND SHIFT					
shift logical left shift arithmetic left shift logical right shift enablmetic right	}× ×	X X (X) ≈ SLL (X) ≈ SAL	X X (X) ≈ SLL (X) = SAL IXI ≈ SLL	}× ×	XXX XXX XXX XXX
shift dynamic logical shift dynamic errhmetic			(X) ≈ SAL		xxx
 totata right rotate right I brough carry/extend rotate left rotate left through carry/extend rotate left through carry/extend 	x x x	x x x	X (x) = RR	×	xx xx xx xx
rosate digit right	_				X
BIT MANIPULATION					
bet test bit test end change bit test end cleer bit test end set		x x x	Ж		xxxx
compare ones corresponding compare zeroes corresponding lind first set bit			×	x	
met ones set bil i corresponding met CRU bil set bil			×	X XX (X = 1/0)	×xx×
reset bits corresponding			×	xx	xxxx
reset CRU bit			xx	(X = I/O)	
e invertibit			×		
extract bit field Insert bit field convert bit field pointer			xx xx		
PROGRAM CONTROL					
self subroutine return from cell extended operation [user-del] execute [vaniable Instruction] eyeum cell	XXXX	xx	xx x xx	x x x	××
e Interrupt cell return from mierrupi	xxx	××	××		×
jump/brench, unconditional jump/brench, conditional multiway branch	XXXXX 16	xx	XX 14 X	XX 12	4
foep, conditional jump from loop	×××	×	×		
PROCESSOR CONTROL					
e sent rell bits, clear control bits, sal coat ara bits, invert control bits, move multi-micro request multi-micro sal multi-micro sal multi-micro sal	xxx xxx x	х	x xx xx		XX X XXXXX X X X X
 hell, wert NOP reset (external devices) escape it o external device) restert clock bus segment overnide 	xx x x	× × ×	×	× ×	×
Irep	^	x	x		
trep on overflow clock off		×		×	
clock on breekpoint			×	×	

Table 4. A comparison of the fire instruction sets. The number of crosses indicates how many variations of a particular instruction type scat; where this would need to get out of head, a number is call intested. This surprey is intended only to give a spensel impressors, for the sector details, the manufacturer's instruction set must be studied. It should also be noted that many instructions go under several different name. For instruction, where the value little of a "read of the contract" of the contract of the contrac

to higher programming languages (Pascal for instance) than others. To on into all this in sufficient detail is beyond the scope of this article

Interrupts

The basic idea behind 'interrunts' in computer systems is that when a program is running it may have to be interrupted' at any time, so that the computer can do some other (more urgent) job first. When that job is finished the computer can return to the original progrem and carry on where it left off. For instance, some chess computers 'think' in the opponent's time. When he makes his move the computer's calculation must be interrunted and the new position of the piece is entered; only then can it continue its calculations to work out its own move

Obviously, different interrupt sources will require different interrupt routines: and the sooner the computer knows which routine to run, the better. For this reason all the 16-bit processors offer a 'vectored interrupt' facility: the interrupt source points to a position in an eddress table, that contains the initial address of the required interrupt routine

This eddress table must be located somewhere in memory. As can be seen in figure 3. most processors reserve a (large) section from address 00000 on and some also require a (small) section at the last memory addresses. The 28000 is an exception; its pointer table ('program status area') can be located anywhere in memory; the NS 16000 also provides for a freely locatable 'interrupt and trap vector

It is also extremely useful to know how 'urgent' a particular interrupt request is, in relationship to the program that is actually running at the time. This leads to the distinction between:



 non-maskeble interrupts: when this occurs, the corresponding routine must be executed without delay. A prime example would be a 'nowerfailure interrunt': emergency procedures

must be carried out without delay! · priority-coded interrupts: an interrupt request includes a code that

indicates its urgency. If this proves to be more important than what the computer is actually doing, the request is acknowledged; otherwise it is ignored. Generally speeking, ell interrupts except the non-maskeble one ere priority-

A further distinction is made between:

- · (normel) interrupts: these are generated by some external device, as expleined above
- (software) traps: these occur when 'something funny' happens during normal execution of a program - overflow, for instance. In some processors they can also be deliberately 'called' by a normal program instruction; in fect, the 8086 offers the possibility of

initiating all interrupt routines (even the hardware typel by giving a suitable instruction

System extensions


As we stated at the outset: computer systems tend to grow. Figure 4 gives some idea of what this means in pranpractice. Long as it is the list is by no means complete: new support chips are being announced deily, and even in existing literature some manufacturers tend to list more than others. Furthermore, some of the 'extensions' shown will not be necessary (or even desirable) in many applications. For instence we have consistently 'demultiplexed' the data- and address buses, even though this will often be unnecessary

It should be noted that some of the support chips are (slave) microprocessors in their own right. In figure 4a, for instance, the 8089 input/output processor is derived from the 8080 family

The same applies to the 'memory management unit' shown in figures 4b, 4c and 4e. Here, a new concept is introduced at the same time: 'virtuel memory' as opposed to real memory. Obviously, when processors can operate with 48 or even 64 mega-bytes of memory, it is hardly feasible to have all this as RAM. For this reason, it is common practice to have a much smaller RAM area and store data that is not in use at that time on a floppy disk or some similar 'low-cost' memory. As required, sections of program or data ere retrieved from the disk end located in RAM, where the processor can reach To avoid having to burden the processor







26






Figure 3. All processors require some dedicated RAM area. Among other things, they expect to find the start address of interrupt routines there (the 'interrupt vectors'). When using the 16000 (figure 3c) and the 8001 (figure 3e), this RAM area can be freely located enywhere in memory; all other processors require some dedicated RAM in extreme low and/or extreme high memory.

checks whether that particular section is actually in BAM. If so, well and good: the MMU simply puts the correct RAM address (the 'physical address') on the bus. Otherwise, it gives a warning to the processor ('hold everything!'); makes space in RAM by storing some or all of its contents on the disk; loads the necessary section from disk into RAM; and finally tells the main processor that it can continue the program. For this sort of thing to work properly. the main processor must be stopped in time without losing or modifying the data that it is currently working on. This is where the 'Abort' facility comes in, As Zilog put it when they introduced the Z8003 and Z8004: 'The Abort capability allows for the interruption of instructions or access to data that do not reside in main memory. More generally, when the Z8003/4 tries to access non-existent memory the attempted access is aborted gracefully."

Dher features can be important when extending a system: Direct Memory Access (DMA), multi-processor operation and so on. However, since ell the processors discussed here provide all these options in one way or another, there is little point in going into greater detail. The same applies to 'software support': for all these processors there is 'an adequate abundancy' of literature, assembler routines, software and so on.

In conclusion

Each of the five processors has its own strong and weak points, but each of them will do almost any job. As someone put it: "Even if there was a "best" micro, other factors (such as your own skills and attitude, the available software and so on) will soon reduce any advantage of this "best" micro to zilch. If you don't happen to like the "best" micro, just wait a month or two and it will get shot out of the saddle by something much more promising.' There's all of truth in this

However, if you want to pick a 16-bit processor and get started now, the choice may well depend on factors that have not been discussed above:


 Price and availability? These can change within weeks, so it is artisable to contact the various manufacturers (a list of addresses is included at the end of this article). The National Semiconductor NS16000, for instance, is so new that the data we heeded had to be flown in from Americal 'The first samples should be available later this year. 3c

16000

0

3d

9900



COAL MEMORIN OFFICER MENORS DORKSTACK A

Figure 3e on page 18 →

· A clear and straightforward 'machine language' instruction set? This is more important to many amateurs than a 'powerful assembler'l But what do you mean by 'clear and straightforward'? To soma extent, that depends on what you're used to. Also, a point to watch is the difference between what manufacturers claim and what thay do. Motorola, for instance, stress the fact that they have a set of 'powerful. general purpose instructions' so that the programmer 'has less to remember when writing softwere'. This is true, up to a point. Zilog, on the other hand, claim one of the most comprehensive instruction sets. Also true, up to a point. However, if you cut through the 'mnamonics' and look at the actual bits in the instructions, the results can be surprising To give an example: Shift instructions, Motorola list four for the 68000 (Arithmetic Shift Left or Right, and

Logical Shift Left or Right), whereas Zilog give six for the Z8000 (Shift Dynamic Arithmetic or Logical. Shift Left Arithmetic or Logical and Shift Right Arithmetic or Logical). Motorola point out that they use the same instruction for either 'dynamic' or 'static' shifts - "fewer being better"! ('Dynamic' means that the number of positions that the data is to be shifted is contained in a register; 'static' means that the number is part of the instruction). What is the truth of the mattar? Both processors use a single basic instruction for all shift operations! Two bits make the distinction between 8 yta. Word or Double-word data; one bit determines whether an arithmetic or logic shift is required. The 68000 uses one bit to distinguish between shifting left or right; the Z8000 makes this distinction by using a positive or negative number to specify the shift (for laft

or right, respectively) – limiting its dynamic shift range to 32 positions, as opposed to Motorola's 84 positions, on opposed to Motorola's 84 positions. On the other hand, the 28000 uses one bit to distinguish between Static and Dynamic shift, and this leads to Dynamic shift, agreater range for the static shift (up to 32 positions, as opposed to Motorola's 9). So which processor is better?

or. 30 wince processors is atter?? Furthermore, some manufacturers distinguish instructions that others consider to be the same instruction with different addressing modes. To give one example: in the Z8000 addressing modes summary (figure 2e), 'Indirect register with increment or decrement' is conspicuously absent. On the other hand, the instruction set includes; 'Load', 'Load and Docrement,' 'Load, 'Load and Docrement as on.

To sum it all up: when you cut down to the bare bones, you find that all

30

78000





9096/9099

- The 8086 Family User's Manual (Intel 1979)
- 16.hit microprocessor henchmark report (Intel 1980)

MC 68000

- Microcomputer forum
 - (Motorole 1980)
- MC 68000 reference summary
- (Matamia) I kar information foraliminan descriptions available from Motorola (MC 68000), Rockwell (R68000),
- Thomson (FF 68000) Hitachi (HD 680001 - MC 68000 article reprints (Motorola 10801

NS 16000:

- NS 16000 family overview (National Semiconductor 1980
- NS 16000 technical marketing brief (Nat Sem 1980)

TMS 9900

- 9900 family systems dasign (Texas
- Instruments 1978) data sheets/product information available from Toyer Instruments (TMS 9900), AMI (\$9900), ITT
- (ITT DODO) - 16-hit uP Technical articles (AMI 1979)

7 8000

- Z 8001 and Z 8002 programming manual (SGS/Ates 1980)
- AM Z 8000 family data book (AMD) 10801
- Z8000 Technical Manual (Zilog 1,980)
 - Z 8000 Assembly language programming manual (Zilog 1980)
 - data sheets/Application notes available from Zilog (Z 8000), AMD (AM Z ROOO)
 - Programming the Z8000 (Sybex 19801

these processors are very similar in most respects, they are all much more powerful than 8-bit processors - it is not just a question of going from narrow gauge to standard gauge. Any choice between them must be based to a large extent on personal taste, and to a lesser extent on the intended application. The 9900, for instance, has its own particular charm - but it could do with some general-purpose registers on the CPU chip as well (to speed things up) and a more extensive instruction set. The 68000, 16000 and Z8000 are all very close in capabilities and general structure; it is very difficult to name a 'winner', even on (decimal) points. The 8086, on the other hand, is closer in some ways to 8-bit practice. This can be an advantage or a disadvantage, depending on how you look at it.

Future Developments?

Each processor is likely to be improved in the future. Motorola, for instance. states specifically: 'The present version of the 68000 does not offer string operations, but they will be available on the next version, along with floating point operations', Texas Instruments are working hard 'behind the scenes' on what? It will be interesting to see how things

develop. In future issues, we will be

including articles on each processor family - with as much detail and 'expectations for the future' as we can obtain! Meanwhile, we will continue our policy of using the processor that comes to hand for any given job.





Cemmon Standle 3086 Function BORR Address/Date Bur Addition Run A19/S6= Addustr/Stenus A 16/S3 Bur High Enghle/ Status mum/Maximum MN/MX MN/MX Made Cantrol RO RO Read Control TEST Wast On Ters Control TEST READY RESET Syrtem Reset NMI Non-Maskabla NMI Interrupt Request INTR Interrupt Request IAITE Syriam Clock

HDLD	Hold Request	HOLD
HLDA	Hatd Acknowledge	HLDA
WE	Wiite Control	WE
M/IO	Memory I/D Control	10/M
DT/Ā	Data Transmis/ Receive	DT/Ñ
DEN	Date Eneble	DEN
ALE	Addrers Letch Enable	ALE
NYA	Interrupt Acknowledge	INTA
-	SO Sterus	SSO


Maximum Mode Signals |MN/MX = GND| RG/GT1, D Request/Grant Bus Access Control Bur Priority Lock LOCK \$2.50 Bus Cycle Status \$2.50 Instruction Quaue

Statur

QS1, QS0


QS1, QS0

Figure 4s. The 9096 and 8098 microprocasors are members of what Intel calls the IAPX 96 stanffy. This family includes serveral lawer processors interopercessor beated upport cheps, that perform jobs that the processor rate frameor — or certainly not a seally. Clear examples are the Processor and Input Quitaget processor, with further Valver to be announced. This processor can be operated an either 'minimum' or 'maximum' mods, in minimum mede, the processor controls the but itself, in maximum mod , a five control for the dark processor controls the but itself, in maximum mode, a five control for the second of the processor control to the second of the second of the processor control to the second of the sec
--









	A1-A23	Address Bus
	D0-D15	Data Bus
l	AS	Address Strobe
١	R/W	Read/Write
	UDS, LDS	Upper and Lower Data Strob
	DTACK	Data Transfer Acknowledge
	BR	Bus Request
	BG	Bus Grant
	BGACK	Bus Grent Acknowledge
	IPL02	Interrupt Priority Level
	BEAR	Bus Error
	RESET	Reset
	HALT	Helt
	E	Enable
i	VMA	Valid Memory Address
ı	VPA	Valid Peripheral Address
ı	FC0,FC1,FC2	Function Code Output
ı	CLK	Clock
ı	VCC	Power Input

Ground

GND

Function





Figure 46. The 68000 size belongs to a large family. Some of the other members of the family are also installigant "microprocessor-based support chips (like the "Memory Management Life", and "Input" Output controller. There are also a large number of "normal" support chips. Percharmore, as an added bonut to many potential surary, Microsola have summed that solving 6800 perplayeds and support chips can be used in 68000 systems—usually in pain. 6800 perplayeds are displayed to the support chips can be used in 68000 systems—usually in pain. 6800 perplayeds are supported to the support chips can be used in 68000 systems—usually in pain.

16202 Interr

160000 Memory



NS16032 I/O


- 16-Bit Address/Deta (MUX)
- B-Bit Address
- 4 Bits Status
- ADS
- DOIN HBE
- RDY
- HOLD HEDA ILO
- NMI. INT
- ABT FLT, U/S, PFS
- PH1 PH2
- RST
- SPC
- 2 GNDS And VCC

Error detections 160511 point other support chios Innut/output Memory OMA 81127 40 Figure 4c. The 16000 is so new that the 'pinning' is not yet known! However, we have received many of the other 16-bit processors, the 16000 'femily' includes several intelligent support chips. In fect, National Semiconductor even take this principle one step further in their litereture: when discussing the register set, they also count the registers in the 'Floating point

sufficient 'preliminary' information to give a fairly complete picture of its possibilities. As with unit' and the 'Memory management unit'! Although there is something to be said for this, it didn't seem quite fair to the other manufacturers - end so figure 1c only lists the registers in the CPU itself.

A strong point of the 16000 family is not readily apparent from the black diagram given above: the ease with which 'software modules' (program sections and subroutines in ROM) can be located enywhere in memory. The instruction set and addressing modes were designed with this possibility in mind, and National state that they intend to provide an extensive 'software library'. That would certainly simplify things: 'Don't re-invent the wheel, use the existing plens'





	A0-A14	Address bus
	D0-D15	Date bus
1	01-04	clock
	V _{BB}	-5 V
	Vcc	+ 5 V
	VDD	+12 V
	Vss	GND
	INTREO	Interrupt request
ı	IC0-IC3	Interrupt codes
ı	CRUIN	CRU data in
ı	CRUOUT	CRU data out
ı	CRUCLK	CRU clock
Į.	DBIN	Data bus in
	MEMEN	Memory enable
	WE	Write enable
	READY	Memory ready
	HOLD	Hold request
L	HOLDA	Hold acknowledge
L	WAIT	Wait indication
L	RESET	Reset
L	IAQ	Instruction acquisition
L	COAD	Load WP and PC

Function Address but

Figure 4d. This type of blook diagram cen't give a complete porture of the 9900 family. Texas Instruments not only supply a wide respect of "support chipt;" there is die a wholle series of microprocessor chips that are derived from the besic 9900. With or without RAM end/or RDM on the chip, with venious types of data in end outquir, for different explications. All Texas featurements put it. "The 9900 family is a comparable group of microprocessor, more thanking than the comparable of the family is a comparable group of microprocessor, more thanking a representation of the family is expected.]

Normal/System Mode

substrate-bies generator.

Presently not connected

Dutput from on-chip negative

Decoupte





Figure 4. The 2800 I also has several brothers, sinters and quarter. The 8002, 8003 and 9004 era alternative versions of the CPU I clerif then, a study, there is an intelligent remanuty management unit." ("input/orapsit processor", and so on, it is clear from several little details that 200 per styrate video on "Multi-processor systems", where several 8001's are used in the same system—esharing memory and input/output rusoures. Not only does the instruction set case for this sort of things it is also appeared from the "multi-fried" control point.



AMZ 8001/2 AMD AMD House, Goldsworth Road, Woking, Surrey. AM1 Microsystems Ltd. (0793) 37852 S 9900 AMI Princes House Princes Street Swindon Wills SN1 2HU (01) 574 0732/38 но ввооо Hetechi Hitechi (UK) Ltd. Pie Building, 2, Rubestic Road, Southell, Middlesex UB2 5LF. (0793) 26101 Intel Corporation (UK) Ltd. 9/196/8/188 Intel Dorkan House, Eldene Drive, Swindon, Wilts, SN3 3TU. Minsubishi (UK) Ltd. (0923) 40566 M5L 80BB Mitsubishi Otterspool Way, Wetford, Herts. Mostek UK Ltd. (01) 204 9322 MK 8086 Mostek Mesons House, 1, Valley Drive, Kingsbury Road, London NW9 Motorola Ltd. (011 902 8836 MC 68000 Motorole York House Empire Way Wembley Middlesex National Semiconductor (UK) Ltd. (0234) 47147 NS16000 National 301, Harpur Centre, Horne Lane, Bedford MK40 1TR Semiconductor Fairchild Camers and Instrument (UK) Ltd. (0707) 51111 NS 16000 Fairchild 230, High Street, Potters Bar, Herts, Peico (Electronics) Ltd, (0273) 722166 0.00089.00 Rockwell Regency Square House, 26-27 Regency Square, Brighton BN1 2FB SGS-ATES SGS-ATES (UK) Ltd. (0296) 5977 2 8001/2 Planer House, Walton Street, Aylsbury, Bucks. HP21 7QJ (09327) B5691 Summers Ltd. SA D 8086 Siemens Siemens House, Windmill Road, Sunbury-on-Themes, (0234) 67486 Texas Instruments Ltd. TMS 9900 Texas Instruments Menton House, Bedford MK41 7FA. EF 68000 Thomson Thomson CSF Components and Materials Ltd. (0256) 29155 ext. 232

Zilog (UK) Ltd,

Z B001/2/3/4

Zitog

Ringway House, Bell Road, Danes Hill, Basingstoke, Hants.

Babbage House, King Street, Meidenhead, Berks.

(0623) 36131

Before dealing with the circuit isself, it will be as well to define humidity as such. What is known as the absolute humidity is the number of grammes of water per cubic metre of air at a certain temperature. The absolute or maximum relative humidity is exceeded when the atmosphere absorbs greater quantities of water, thereby becoming saturated or damp. How much water is aborbed that the atmosphere are shown to the about the atmosphere. To give an example, living room windows stend to steam us'

humidity sensor

Somewhat surprisingly perhaps detecting humidity by electronic means involves a areat deal more then meets the eye. In fact, until recently the few reliable devices that were available were too complex and therefore too expensive for widespread use. The German compeny, Valvo, recently released details of a capacitive humidity sensor that insoite of what might be expected from unsophisticated circuitry and low cost, has many advantages. It can be incorporated directly into an electrical measuring circuit, will serve e veriety of purposes end is easier to operate maintain and calibrete than its mechanical counterparts. Not only will it detect humidity in the home, but elso in greenhouses or tumble dryers

in winter time, as contact with the outside air makes them much colder in comparison with the room temperature The amount of moisture in the air is expressed in terms of celative humidity This is calculated by dividing the actual amount of water in the air by the maximum quantity at the same temparature and then multiplying the result by 100%. The relative humidity must be between 40 and 70% for plants, pats and persons to breathe comfortably and so it is important to maintain it at an optimum level. Excessive humidity will cause metals to rust and wood to rot. For the above reasons, the sensor is designed to respond to changes in the ambient relative humidity. Figure 1 shows that the system consists of a perforated plastic case containing a stretched membrane of non-conducting foil, coated on both sides with gold. The membrane and coating form the dielectric and electrodes respectively of a parallel plate capacitor. As illustrated in the graph in figure 2 the capacitance Cs is determined by the degree of ambient relative humidity Hrel. This is because the layer of gold is thin enough to allow moisture to penetrate through to the dielectric, in other words, an increase in humidity will cause the capacitance to rise.

The sensor is reliable within a 10%...90% humidity range. Outside these limits the sensor will have a nominal accuracy of only 5%. However, such levels should only occur in extreme cases.

The measuring circuit

Before dealing with the circuit diagram, the principle behind the operation must be considered. This is shown in figure 3. As can be seen, operation is based on the measurement of pulse width variations. The block diagram shows two synchronized multivibrators MI and M2, which are connected to a trimmer capacitor C_T and to the







Figure 1. The capacitive humidity sensor as designed by Velvo end its dimensions in mm.






Figure 2, The relationship between relative humidity H_{rel} and sensor capacitance C_s.

3



Figure 3. The block diagram of the measuring circuit.



Figure 4, How pulses are formed in the circuit of figure 3. The pulse width determines the degree of humidity H. . .

humidity sensor of capacitance C_s , respectively. The latter comprises a constant contribution C_0 and a contribution ΔC dependent on H_{rel} . In other words

 $C_S = C_O + \Delta C$. M1 and M2 produces pulses, t1 and t2 in length, which are proportional to C_T and C_g respectively (see figure 4). What happens is that M1 synchronizes M2, so that the pulse width difference t3 is equal to 12·t1. The length of the pulse width 3 therefore determines the degree width 33 therefore determines the degree

of ambient humidity H_{ell}. Thus, if 13i first whort, the atmosphere will only be slightly humid, whereas a lengthy 13 would mean a high degree of humidity (as in a botanical garden, for instance). If M1 and M2 have equal proportional constants and CT is equal to Cp., 13 will be proportional to ΔC. If the pulse frequency is set at 1/T, where T = 21, figure 4) and all pulses have equal amplitude Ug., then the average output voltage will be

 $\overline{U}_0 = (t3/T) U_B = (\Delta C/2 C_0) U_B$. The term t3/T is called the relative pulse width. Its temperature and voltage

dependence are vary small, provided:

— the characteristics of both multivibrators are identical (constructed for

example from a single 4001);

— C_s and C_T have equal temperature

coefficants. Output voltage \overline{U}_0 is directly related to the supply voltage which should therefore be stabilized to obtain the best results.

Practical circuit

A design based upon two 4001 IC's is shown in figure 5. The circuit may be either battery or mains powered, depending upon its application.

dapending upon its application.
Multivibrators M1 and M2 are each
formed by a pair of NOR gates in the
first 4001, 10 kHz pulses produced by
M1 and M2 are fed to the second 4001,

This generates a pulsed-output voltage with an average value \overline{U}_0 proportional to the pulse width difference. The four NOR gates of this IC are connected in parallel to provide low output impedance. Any parasitic oscillations in the circuit will be suppressed by an RC network in the synchillane (CS CB R3)

Linearizing network

Since the relation between Cs and Hrel is non-linear, the pulsed output signal II. is fed to a linearizing network For clarity's sake this is shown senarately in figure 6. Voltage pulses charge capacitor C7 by way of diode D1 and resistor P1 At the same time a discharge current in proportion to the voltage across the capacitor flows through resistors R4 and R5, and an additional current flows from the supply line via resistor R6. Thus, the output voltage U'o is a nonlinear function Uo and with suitable choice of C7.P1 and R4.R5. this function can be profiled to allow the relationship between Hrei and U'o to be substantially linear.

substantially linear, With respect to tha circuit in figure 5, the output voltage can vary between 80 mV and 1 V. This can be used either to indicate or to control relative humidity (Hrai).

Tumble drys: control

As we mentioned before, the humidity




Figure 5. The measuring circuit with linearized output, The circuit can be connected to an 'external power supply. R7 is chosen so that R7 ~ (U_R · U_{ST})/2 mA Ω.

5




Figure 6. The linearizing network used in figure 5.

indicator may serve a variety of purposes. Let us therefore see what

nappens in the case or a tumble dryer. A tumble dryer operates by heating a damp load whilst tumbling it slowly in a creating drum. The H_{rel} at the air outlet provides a reasonable indication of how damp the load is. The measuring circuit described above can be made to control the dryer, switching it off as soon as the load has reached a certain (preset) level of dryers.

The circuit operates by comparing U'₀ with a constant voltage, in this instance a preset voltage that corresponds to the required level of H_{ral} (in other words, the level indicating a dry load).

The humidity sensor is situated in the air outlet of the dryer and an NTC thermistor is located in the drum. The thermistor is used to control the air



rigure 7. When reppens during the tumble dryer control operation. The reletive humidity in the tumble dryer falls set the load dries. The curves here relets to a fully loaded standard dryer as used in the home.



Photo 1. The humidity sensor as manufactured by Philips.

exceeds 60°C the heater will be switched off and when it drops below 50°C the heater will be switched back on again. The on/off switch is dooroperated so that drying starts the momant the door is closed and stops whanever it is opened. The relative humidity will obviously rise

temperature within the drum. When this

The relative humidity will obviously rise when a damp load is inserted. It must, however, be prevented from rising to such aextent that the dryer is activated. For this reason a delay circuit is included to hold U_o above the preset voltage for about 2 minutes after the dror is closed. The dryer can then start door is closed. The dryer can then start door is closed. The dryer can then start humidity at the outlet to rise above the preset value, after which the humidity sensor will control the operation. Figure 7 shows how the relative

humidity at the air outlet varies with time. It increases as soon as the motor starts, then gradually falls until the load reaches the required level of dryness and the dryer switches off.

Source: Technical information 063, Valvo Ltd.

we haven't forgotten the TV games computer!

In the 'Junior Cookbook' article, elsewhere in this issue, we mention the fact that our desks are being snowed under with letters requesting further extensions to the Junior Computer. The same applies to the TV Games Computer – admittedly, to a slightly lesser extent.

'When will you publish a memory extension board?', 'Please put some more games on tape!', 'Any hardware extensions will be welcome!', 'How do you get score displays on the screen?'

Rest assured, we haven't forantten voul.

A memory extension board is in the final development stage, and we hope to publish it in June. An extensive 'sound effects generator' will be included on the same board. More programs? We've got loads of

More programs? We've got loads or them! Unfortunately, they often require more or less elaborate modifications, before they are suited for the ESS service. In this connection, please bear the following points in mind if you intend to send us programs:

Record the program at several levels, up to and even over the nominal 100% mark. We often raceive tapes that are recorded at -10 dB or even -20 dB, and it not take bury of fiddling before.

are recorded at -10 dB or even -20 dB, and it can take hours of fiddling before we can load them successfully.

All joysticks are different. If they are

used in a program, a joystick calibration routine (like that described in an earlier article) is virtually a 'must'.

A full listing is important, if the

program is perfect as it stands, well and good; but when modifications are required, it may go to the bottom of the pile until we have time to 'disassemble' the relevant sections.

Bear in mind that Elektor is an

international magazine. Texts will offer enhance a program, but they may need translation — although English, fortunately, is a very international language. Explanation where the text routines are and how to modify them saves us a lot of time.

More information? We often receive requests for fuller explanation of score routines, collision detection, the monitor software, etc. To cater for this, we intend to publish a TV Games Computer book. Hopefully, we should be able to 'assemble' it within the next few months.

The logic analyser block diagram was by no means straightforward and so it by no means straightforward and so it is not surprising that it leads to a rather that the straightforward is the straightforward reason, it is advisable to look up the previous article and have the block diagrams at hand, so as to see which components represent which block. Otherwise, the circuit diagram is bound to cause confusion.

To start with, a few general remarks. The logic analyser consists of three main sections: the analyser, the cursor and of course the power supply. Wherever possible, LS TTL ICs have been used to limit current consumption. The printed

logic analyser II

Last month, the basic principles of tha logic analyser were axplained with the aid of block diagrams. Now the moment has arrived to see what the actual circuit diagrams look like. Again, the unit has been split up into two sections: the logic analyser itself and the cursor circuit. This makes it assier to 'placa' the various parts praviously shown in the block diagrams.

circuit boards and the constructional details will be dealt with next month. The circuits are more than enough for now

The looic analyser circuit diagram For a change we'll start in the middle of figure 1 (that is the lower left, hand corner, to be precise) - at the heart of the lonic analyser. This consists of the clock oscillator and the time base switch. With the given canacitor values the voltage controlled oscillator ICQ produces a frequency of 4 MHz. The oscillator's stability can be improved considerably by replacing capacitors C7 and C8 by a 4 MHz crystal. With the aid of divide-by-two and divide-by-five stages (IC12 . . . 14a) different sampling rates are obtained from the oscillator frequency. The desired rate can be selected with switch S1, S2 enables the division ratios of the dividers to be changed, thereby extending the number of rates. The final position of S1 (K) is connected to gate N12. An external clock can be connected to this. The position of S3 will then determine whether the circuit reacts to the positive or to the negative edge of the external signal.

Table 1 lists the sampling rates for the different positions of S1 and S2. Gates N20, N22 and N23 are used to switch from the selected sampling frequency to the fixed scan frequency, and vice versa For this purpose one input of N20 is Connected to the O output of FF2 and noe of N22 is inputs is connected to the AU output of FF2 and GATES of S1 and GATES of S1 and GATES of S1 and S1 and GATES of S1 and GATES of

operating which signal is passed, bit data. When about the inputs? The pile latch (IC1). This transfers the input data to the outputs, at the sampling rate determined by S1 and S2. The delay time that elapses between the sampling pulse and the data transfer can be present with the monostable multi-brate with the monostable multi-brate with the monostable multi-brate with the monostable multi-brate pulse and the data transfer can be present that the pile of t

It is in position b, the delay can be adjusted between 150 and 500 ns by means of P1. The A input of MMV1 is connected to the output of N22 which produces the sampling frequency during data entry. In the display mode, N22 is blocked so that the latch will not receive any sampling outless either

The memory consists of two 256 x 4 bit RAMs, 2101A-2 (IC2 and IC3) which have to perform their utmost in this design. This is because the shortest sampling time is 250 ns which happens to be the shortest time that the RAMs can process. The data at the latch outputs is passed to the memory ICs. four lines leading to IC2 and another four to IC3. The addresses are provided hy IC4 and IC5. Together they constitute the Shit counter A shown in the block diagram. This counter continually scans all the addresses in the memory, as its clock inputs receive the sampling or scan frequency from N23.

Back to the trigger section. After passing the latch, the data is also applied to the word recognizer. This consists of gates NI. NIO and switches SS. ... S14. The open collector outputs of the gates are all interconnected and are linked to the positive supply through R11. This are all interconnected and are means FF1 will only be provided with a trigger pulse when all gate outputs are included with NI and NIO. Given the control of the remaining gates (NI S. ... NIO) is connected to one of ICIT outputs.

The other input of every EXNOR is connected to ±5 V via a 5k6 resistor and to the centre contact of a three-way switch. When the switch is on a the input connected to it will be logic zern: logic one corresponds to the centre position, and in position b the two inputs of the gate will be linked. The three switch positions are labelled 'L' 'H' and 'x' (both in the circuit and on the front panel). In position L, the output of the corresponding gate will only become high if that of the latch is low, Similarly, 'H' indicates that the output from the latch must be high; finally, in the 'x' (don't care) position the EXNOR output will always be logic one, regardless of the latch's state. The switches can therefore be used to preset an eight-bit pattern, or 'word'. As soon as this word appears at the outputs of the latch, FF1 will be triggered by the word recognizer. That is, assuming the two switches for the external trigger inputs are on 'x'


When FF1 is triggered, either by the word recognizer or by the 'manual trigger' key (S15), the analyser is switched to the 'display' mode. The reset key S16 resets the flipflop and thus the analyser. LED 01, driven from the 0 output, will light as soon as the analyser is triggered.

The data outputs of the RAMs are connected to the inputs of the 8-to-1 multiplexer IC6. Counter C (IC14b) determines which input of the multiplexer is connected through to the

Table 1 Sampling rates

S1	\$2						
	9	b					
a	250 ns	250 n					
b	500 ns	500 n					
c	500 ns	1 μ					
ď	2.5 µs	5 µ					
e	5 με	10 µ					
f	25 μs	50 µ					
9	50 μs	100 gr					
h	250 μs	500 µ					
1	500 μ	1 m					
j j	2.5 ms	5 m					
k I	EXT	EXT					

1






Figure 2. The curser circuit, a great help when reading data on the screen.

the block diagram is not immediately apparent in the circuit. In actual fact, it consists of R19...R23. These resistors sum the data output from the multiplexer and the outputs of counter (, all in the correct proportion to obtain the analogue voltage required for the y input of the scope. A further signal is also mixed in at this point (via signal is also mixed in at this point (via but when he logic 0 and logic 1 levels, as can be seen in the photos of the display.

outnut. The D/A converter shown in

Counter B in the block diagram appears as IC7 and IC8 in the circuit. From the

trigger signal and the preset of \$4 it ascertains when the data entry into RAM is to stop. Furthermore, the counter ensures that the memory is read out again in the same (correct) manner. The trigger mode's wirch \$4 sets the 'preset' inputs of the counter to 0, 126 or 254, as explained last month. When counter 8 generates a carry pulse, F2 is triggered: in turn, this flipflop switches the system from 'sampling' to 'scan' mode to 'scan' mode.

To sum it up Having located all the sections, running briefly through a complete load and display cycle may help to clarify things. Initially, the desired sampling rate is set by S1; a 'trigger word' is programmed into S7...S14 (S5 and S6 are set to 'x'); S4 is set, say, to 'centre trigger'. Operating the reset key (S16) clears

FF1 and FF2, and causes the preset (126 in this example) to be loaded into counter B (IC² and ICB). The data now starts to appear byte-by-byte³ at the memory inputs, via ICI; the memory ICs (IC2 and ICB) are set-to "write" mode and counter A (IC4, IC5) cycles continuously through the full address range, so that each incoming 'sample'.

is stored at the next higher address. If and when the incoming data is identical to the combination set up on

S7 ... S14 the word recognizer will trinner FF1. LED D1 now lights, and

counter B (IC7 IC8) is enabled. This counter starts to count sampling pulses starting from the preset number (126) until it reaches 255 Depending on the preset a further 1, 129 or 255 samples are required. It then gives a 'carry' togaling FF2 Simultaneously MMV2 is trinnered:

this stops the clock oscillator (IC9) for a short period. The circuit is now in 'display' mode: as soon as the clock is started again, the memory will be 'read' at the fixed scan frequency (200 PH-)

During the first scan, one of the data lines is selected by the multiplexer and is displayed on the screen. At the end

of this scan (after 256 bits, in other words), counter B again produces a carry pulse. As before, this stops the 'clock', counter C (IC14b) is incremented to select the next data line the clock is re-started and the 'scope raceives the next trigger pulse, From the above it will be clear that the

eight traces are not displayed simultaneously on the screen - how could they on a single-channel 'scopa'? However, they are 'multiplexed' at such a high rate (less than 10 milliseconds for a complete 8-channel display) that they all 'appear' at the same time

So much for figure 1. The handful of components in the lower right-hand corner (N17 N21 FF4 etc.) will not be dealt with here. They are part of an extension circuit that converts the logic analyser into a 'storage oscilloscopa front-end'. Hold your horses! We'll get to that in two or three months

The cursor

The cursor circuit is shown in figure 2. The wire links that connect it to the main circuit in figure 1 are tabelled A0 ... A7, I0 ... I7 and B. In the block diagram these correspond to the connections to RAM, counter A and

The two displays LD1 and LD2 are controlled by IC23 and IC24. These binary-to-seven segment converters convert 8-bit data into two hexadecimal numbers. Each converter is connected to four data lines in memory. The common cathodes of the two displays are switched by T2, The base of this transistor is connected to the Q output of FF2. As a result, the displays only light if data is being written onto the screen.

The idea behind the cursor is that an address can be selected; the data at this address must appear in the displays, with some position indication on the screen.

The circuit that recognizes the preset address is very similar to the word



Figure 3. This pulse disarram gives a good idea of the way in which the pulse generator in the murens works

recognizer circuit Gates N24 N31 compare the contents of counter A (IC4 and IC5) to the contants of counter D (IC25 and IC26). When they are identical the output of the comparator circuit will become logic one. Via N14. this causes the display decoders to read the data. FF3 switches at every pulse ganerated by the comparator circuit: once for each complete memory scan. This multiplexes the displays

The output of N14 can be connected to the Z modulation input of tha oscilloscope As a result eight brighter dots appear on the screen in a vertical line, one on each scan. These dots indicate the position of the data being displayed as two hexadecimal digits The contants of counter D. which

determine the position of the dots on the scraan end the data on the displays. can be praset with pushbuttons S17 and S18. They operate the 'cursor control' which produces the clock pulses and the up/down signal for counters IC25 and IC26. When S17 (up) is depressed the up/down signal becomes logic zero; the counter will now count the pulses that appear at its clock input. If, on the other hand, S18 is operated (down), the up/down signal becomes logic one and the counter will count down.

The up/down pulse generator may look a little complicated but this does provide some interesting facilities. If either S17 or S18 is depressed for less than 0.5 seconds, only one pulse will be sent to the counter and the cursor will only shift one position. If, however, one of the two switches is held down for longer, a 25 Hz frequency will start to appear at the output of N19 and the cursor then moves left or right across the screen at a much higher speed. This is achieved as follows. When a key is operated, the output of the oscillator around N16 immediately becomes logic zero. At the same time, MMV3 is activated to make its Q output 'O' as well. The R40/C12 combination briefly

delays N15 from reacting to the 'O' Consequently, N19 passes N16's logic zero to the counter. After this short interval the output of N15 becomes logic one and the oscillator signal is therefore blocked by N19. When the MMV time (0.5 seconds) has elapsed. the output of N15 becomes low again and the oscillator frequency of 25 Hz is passed to the countars. Figure 3 should help to clarify this. Z modulation can take place in various

ways. If the oscilloscopa has a suitabla connection, the corresponding output can be connected to it. In some cases this may require an inverter depending on the type of oscilloscope used, If, however, the oscilloscope does not have a Z modulation input, the cursor can be made visible by including resistor R36 in the circuit. The cursor will then be rapresented on the screen as a slight dent on every line

The power supply

The Junior Computar's supply (Elektor, May 1980, p. 5-11) turned out to suit the circuit parfectly, so there was no need to design a new version. The logic analyser only requires the +5 V section. but tha +12 V and -5 V supplies will be used for the 'storage scope' extension board we mentioned earlier.

In the next episode . . .

Obviously, not everything in the logic analyser circuit diagram could be discussed in full detail. Nevertheless we hope the circuit's operation will now be clearly understood. In the next issue, the final episode of the logic analyser saga will include constructional details, printed circuit boards and a front panel design,

After that, we will come to the 'storage oscilloscope'

Why it is so essential for a turnable to have the correct speed? Well, for the simple reason that the slightest deviation will affect all the frequencies and tempi on the record. In other words, the pitch may change. This can, of course, lead to various interesting 'special' effects, but it is hardly 'high-fideling'.

The above can be avoided by using a crystal-controlled stroboscope. This can be used to calibrate the turntable speed if some means of motor speed adjustment is provided. This type of record player is often equipped with a separate stroboscope disc (see figuer 1) that can be placed on the turntable. When this is wery constant over a chart period of time feely long-term accuracy is required to keep clocks and the like running on time). In the second place the image which appears on the stroke. scope disc is often rather blurred. This is because the stroboscope lamp is supplied with a sine wave derived from the mains which causes a fairly slow transition to take place from light to dark, and vice versa. This effect is aggravated by the length of time it takes the light hulb to light up and then fade It means the brightness is fairly evenly distributed throughout the period that the bulb is lit so that no neak intensity will be reached. As a result, the image

crystal - controlled stroboscope

Gremophona records ara supposed to be played at exactly 33 1/3 45 or 78 RPM as the casa may be. Nowadays it is usual for record player manufacturars to laava the final calibration of their product to the user, by providing a 'fine speed control'. However. this moons that the user needs some clear indication of the turntable speed and common practica is to include a stroboscopa with a speed calibration disc. This is very cheap and extremaly accurate - provided the stroboscope is running at tha corract frequency! Normally that mains frequency is used, but this is not as reliable as one might expect A crystal-controlled stroboscope is a far more accurate

solution

illuminated by a (mains driven) light bulb, a correct speed adjustment will produce a stationary image. Alternatively, the stroboscope may be situated on the rim of the turntable (figure 2), It is then lit by a small bultim lamp which is connected to the mains.

which is connected to the mains.

Unfortunately, mains powered stroboscopes suffer from a couple of disadvantages. First, the mains frequency is not

on the disc is bound to become "fuzzy." Better results can be obtained with a neon bulb, although the mains fraquency will of course still be inaccurate. Even better is to use a crystal-controlled stroboscope. Having a crystal act as a reference source enables the speed to be adjusted with maximum precision.

In this circuit the disc is illuminated by




Figure 1. A full-size stroboscope disc used to edjust 33 $\frac{1}{2}$ 3, 45 and 78 RPM on record players. The 50 Hz indicated refers to the meins frequency for which the disc was designed.



Figure 2. A strobascone that is printed on the rim of the turntable. This perticular record nlever has ste own light source

vantaga over normal light hulbs in that they light up and extinguish very quickly, creating a clearly outlined image. The effect is heightened by powering the LEDs from a square wave voltage with an amplitude in the 9 . . . 12 volt range. The crystal stroboscope will then produce a symmetrical 'square wave' light output, in other words, it has a clearly defined light-todark ratio

Stroboscope discs are normally designed for an illumination frequency of 100 Hz. This may sound surprising, as the frequency of the mains voltage is 50 Hz. Nevertheless, a lamp for neon lamp) lights up every half period, so that the illumination frequency will be double the mains frequency (100 Hz).

The circuit diagram

The crystal strohoscope (see figure 3)

is fourly exceptificationed as one he coop from the orguit disgram IC1 contains an oscillator and a 214 divider Provided the oscillator loop is correctly calibrated with C1, the output (Q14) will produce a 200 Hz souare wave (3 2768 MHz ÷ 214 = 200 Hz). The square wave voltage is divided by 2 by IC2 and the 100 Hz frequency required to switch the LEDs on and off will appear at the base of

Resistor R3 has a low value to allow plenty of current to pass through the I EDs and so provide sufficient light Since the device only consumes shout 25 mA it can be battery-powered.

Calibration

A precise frequency meter - perhaps voluces horrow one? - is an absolute must where calibrating the stroboscope is concerned, as it needs a 6-digit display at least. The frequency meter is connected to testing point TP (pin 7 of IC1). Trimmer C1 is then used to adjust the frequency to exactly 204 800 Hz. If a frequency meter is not available. C1 can either be placed in the middle position or be replaced by a fixed 12 pF capacitor. The frequency daviation will then be not more than 0.01%.

Construction

Once the circuit has been built (on Veroboard for instance) and calibrated it can be inserted into an (old) torch There will often be enough room for a 9 V 'nower-nack' hattery as well. The switch on the outside of the torch can then act as S1. The three LEDs are mounted vary close together in the torch bulb's place. If your record player already has a stroboscope (either a bulb or a neon lamp), this can be replaced by the crystal-controlled varsion

It should be noted that the speed must be adjusted while a record is playing, Place the record on the turntable first and the disc on top of it. The disc's diameter may not exceed that of the record label, as otherwise the runningout groove will be covered.




Figure 3. This crystel-controlled stroboscope makes it possible to edjust the speed of a record pleyer with great precision. The LEDs, supplied with a square were voltage, produce a better, clearer image then any light bulb or neon lamp would; furthermore, the meins frequency is not es eccurete.

3

H.D. De Mülder

With thanks to H.P. Dighl and

Far be it from us to let anyone starve, so here ere e few hints, elternatives end other useful 'brain food' to keep you and your computer going until the mein course. Book Two, arrives

Manu 1: Decimal arithmetic

As you will remember from Book 1, subtractions and editions may be carried out both in binary and in decimal. Whenever instruction SED (F8) for decimal appears in the program, problems will arise if the computer jumps back to the monitor (IC08) via a BRK at the end of the program or when operation, in single-stem mode. What

increment it as often as necessary by depressing the + key function (key C!)... Like going from London to Liverpool with Newscattle.

No Inewcastic.

But how can this happen? During the monitor subroutine GETKEY the key value is determined by adding 07 nought times, once or twice to a basic value. Everything works out fine provided this takes place in binary, but when the computer tries to do it in decimal the key codes get mixed up.

dacimal the key codes get mixed up.

One solution to the problem is to make sure that the SAVE routine of the monitor contains the instruction CLD (opcode D8), like the RESET routine.

junior cookbook

a few healthy recipes to keep your computer in shape

Our Elektor staff dasks ara covared in piles of letters, tha telephona nevar stops ringing and even telexes ara streaming in by the dozan. If this carries on, tha officas will have to be evacuated . . . And all because of tha Junior Computar! Book Ona whetted peopla's appatitas to such an axtent that thay just cannot wait for Book Two; thay are craving to try out mora Junior reciees . . . NOW!

happens is that if you attempt to return to the monitor when the D fleg is 1, keys F, +, AD, DA, PC and GO will have become ineffective; the key functions

A., F. will be lost.

The key function AD will be taken over by key A, B has become DA, C is now the + function, D is GO and E will lessume PC's function, In other words, the numeric key function A. — Fere no longer availeble. Addresses containing A. — F. cannot be entered directly, but only by means of e slight detour. The solution is to type in the nearest lower address below the one required that uses decimals G. — 9 only, end

This will do no harm to the program, es the D=1 situation is kept in the saved P register (ØPF1) end it will be restored upon the computer's return from the monitor (section GOEXEC). This will meen changing the EPROM as

follows:

1C31 78 SEI
1C32 Da CLD D=g START |tempo-

As a result, the central START section of the monitor will now begin with CLD. After SAVE the machine will "convert" back to binary and all keys will retain their normal functions. By the way.

Figure 1. The herdwere necessary to hold up the step-by-step procedure whenever the computer is either in the monitor (Tel) or inside one of the two memory ranges activated by the two chip select signals, K4 or K7/K6 respectively (1b).

there are no plans to start supplying modified EPROMS, as there are several other elternative solutions to the

It might be useful at this stage to look at an example of decimal arithmetic. For this we will use the adapted addition organam given on page 68 in Book 1

g100 18 CL C #100 16 CEC 0103 F8 SED

0107 00

D=1 decimal erith meric 9194 69 98 ADC 88 D=2 binary enthmetic 0106 DR CLD

000 1 A 7F 00 IBO vactor points to monitor 1A7E 1C

Once the start eddress has been entered and GO has been depressed the program is run; it leads to a jump to the monitor. The keys may now be used as normal, es after the eddition the computer went back to binary. Typing in address 00F3 will give the result of the addition (21). Altarnatively:

0100 10 9191 A9 13 gigs Fe eEo Oe1 decume authmetic

0104 80 00 4 DC 49 0104 00 DOV 1475 00 IRO vactor noints to 1 AGO

1460 00 010 Ond binary arithmetic IA01 4C 00 IC JMP-SAVE Jump to monitor At the end of the program the BRK will bring the computer to 1A@@ by way

of the IRO jump vector. After going back to binery it will jump to the monitor. If the program is to be run in one go, the method we have just described is not so suitable: if it is stenned through however from Ø1Ø3 this is in fact the only feasible method. With reference to the latter (step mode), a few aspects here to be considered. The hardwere will heve to be modified, for instance. This is because it is prohibited to step through the monitor. The monitor's task involves executing a large number of instructions in a continuous cycle (display multiplexing, waiting for a key to be depressed, etc.). This explains gate N5 in the circuit diagram on page 14/15 in Book 1. Provided signal K7 is high (EPROM is not eddressed) an NMI will occur efter every SYNC pulse (generated during the op-code phase of an instruction). Once the current instruction has been processed, this will cause the computer to jump to the monitor (provided the NMI jump vector is pointing to 1000). If, on the other hand, K7 is low (monitor is addressed), no

NMI will occur. The forthcoming expansion possibilities include a printer monitor comprising the address range 1000 . . . 13FF. This is selected by K4. The printer monitor may not be stepped through either; in other words, the circuit around N5 will have to be expanded. The details are given in figure 1b. Now there are two ways in which to block an NMI via SYNC. Either K4 or K7 will be used for

ICE 556 delsowne inn cinit

Figure 2. The 'autometic elerm clock', formed by the addition of three components, to wake up the Junior Computer when it is to be started automatically (RESET) after being switched



0.11



Figure 3. When the positive end of C2 is moved to enother place on the board. switching the display on and off will not cause the memory contents to be lost.

one signal end K6 for the other. (Figure 1b itself will be dealt with later). The point is here that by connecting K6 a program in page 1A cannot be stepped through either. The decimal addition program mentioned previously can now be stepped through.

Menu 2: Add a minus key

It is common knowledge that the address to be displayed during the monitor routine can be incremented by one by depressing the plus key. This can be done as often as is required. When checking e program, the user may well like to know what the previous eddress contained.

On such occasions it would be an edventege to have a minus key function. This can be achieved by using the STOP/NMI key. The NMI jump vector (1A7A end 1A7B) is now pointed at eddress 1A00, where the following program is located:

MIN 1A90 48 PHA 1898 actumisator on stack 1A91 A5 FA LOAZ-POINTL little low order address ov 1A95 D9 02 PHE ADL 1A05 C6 F6 OCCZ-POINTH decement POINTH by 1 ADL 1A07 C6 FA ORCZ-POINTH decement POINTH by 1 ADL 1A07 C6 FA ORCZ-POINTH decement POINTH by 1 ADL 1A07 C6 FA ORCZ-POINTH decement POINTH by 1 ADL 1A09 C6 FA ORCZ-POINTH by 1 ADL 1A09 C6 FA ORCZ-POINTH decement POINTH by 1 ADL 1A09 C6 FA ORCZ-POINTH decement POINTH by 1 ADL 1A09 C6 FA ORCZ-POINTH decement POINTH by 1 ADL 1A09 C6 FA ORCZ-POINTH by 1 AD COLUMN AND H ANDROSES

Thus depressing the STOP/NMI key during the monitor allows the address in the display to be decremented by one It is now also possible to enter data via the DA key in the reverse order that is to say, per decremented address, as the minus key like the plus key, operates irrespective of whether the machine is in the data or in the address mode

Menu 3: Automatic start

Depress the RST key as soon as the Junior Computer is switched on end the monitor will be ready for use. Using the circuit designed by Mr. H. Duehl which is shown in figure 2, the RST does not need to be depressed, because the computer is reset automatically. It does mean adding another three components to the main board, but these should be eble to be squeezed in near the RST key.

Menu 4: Display switch

The display switch (S25 in the main circuit diagram on pages 14/15 in Book 1) enebles the display to be switched off. If, for instance, you've been heving a 'computer session' until past midnight and you'd like to call it a day, but wish to continue on the following evening without having to type in all the deta again, the Junior Computer mey be left on, but the display must be switched off. Leaving

1	Ø	1	2	3	4	5	6	7	8	9	А	8	С	D	Е	F
H/	,		-	Ĭ,	-1	-,	ļ			ļ.,			<u> </u>		-	
Ø		1.1	5			1-1-	E	1.	哥	11	F	1,	12.	11-1	F.	1/2:
1	亨		5	4		1.1	() - -		Ė	1.1	15	16		1.1	10.	1/4:
2	3			ġ.	1_1	1_1	-	1		1-1		1-1		11	1	1
3	3	<u></u>		<u>;</u>		-		-	1	- p	洁	3			-	,
4				1.	1	1.1	1.	4:	1.1	1.1	1	11	1.1	1.1	1	1:
5	Ü	1.1		1.	1.1	1.1	1.	1.	11	1.1	1.	7.	1.1	1.1	1	1.
6		Ľŀ	i.	1	1	1	-		1.1	11	17	11	1	1, 1	1	1
7		1	÷	1		: h	, ÷.			: 1		1	- 1	: it	1 0	

Figure 4, A useful table showing the full 128 segment pattern possibilities.

tha display 'on' might have a detrimental effact on its lifespan. When ready for another session, the display is switched on again. (Obviously, this will all be superfluous, once the cassette interface can be connected and all the data can be stored on tape).

It rarely happens, but something could ownong when the display is switched on again. Capacitor CZ (figure 3a) must then be recharged to top supply leval. Closing SZ5 can in some cases lead to a considerable spike on the +SZ vapply lines. As a result, the RAM memory contents, so carefully preserved until them, may be lost. Than everything will change can be undone!

depend on your memory whether the damage can be undone!

This headache can be remedied by connecting the positiva and of C2 to the other side of S25. C2 is shown on the

board next to the S25 connections.

Menu 5: Another Junior text dish

In response to the 'text display on the Junior Computer' article published last month in Elektor, Mr. H. De Mulder has kindly sent us a useful table (see figure 4). This presents the full 128 different possible combinations of segment satterns, Patterns in the same row have

an identical most significant nibble (H) and patterns in the same column all have an identical least significant nibble (L). What it comes down to is thet the bit corresponding to a segment that is lit must be zero.

Menu 6: A few constructive recipes

To start with, let's look at the pin assignments of the ICs belonging to the hoard (top view) and to the seven segment displays, as shown in figure 5. The pin assignments of the expansion connector and the port connector were already dealt with in Appendix 4 of Book 1, They are useful alds to have when servicing the computer or when tracking downerrors.

Several thousand Junior Computers have been built by now, both in the UK and abroad, and so far remarkably few problems have come to light. This does not mean, however, that the Junior Computer is fool-proof, as the following description plus photographs Illustrates.

The mind boggles . . .

Does anything in these photographs strike you as odd? Is it a U.F.O. perhaps? Take another swag, raadjust your glasses and look again, Suraly not ... 72711 Yes, right sacond time; It's a slightly unusuel Junior Computar power supply, seen from a 'different' angle. It was sent to our editorial staff for 'repair' by a reader who invested: a fair amount of artistic ingenuity and good farth into its construction. Tha at the Museum of Modern Art, New York, will not work for some reason, However, it is full of surprises:

• The unconventially placed heat sink is a real treat for threat? To the eye. Being rather ebuillent in nature, it was deemed necessary to 'pin' it down lest it should escape – heat tending to rise. The nails chosen for the purpose are highly effective, as they are 10 cm long and ½ cm in diameter. This however did not satisfy the artist who thought Tester safe than sorry' and soldered them to the board. As a result, the heat sink now maternally screen she voltage stabiliser IC, LM 309, from all outside influence.


 IC1 (79L12) unhappily tried to take his (78L12) brother's rightful place on the board. For this heinous offence he was executed on the spot.



Emere 6. An earlal ways of the II E O that landed an Elukana's doorsten seen from the east at a sefe distance



Figure 7. The same mysterious object viewed from the south-west.



E1119 6 - S480

Figure 5. The pinning |top view| of all the ICs used on the Junior Computer's main and display boards.

· As can be seen the dark conscitor family is very close and has such high aspirations that it now hovers some 10 mm above the board

Seriously though, we all make mistakes at some time or another . . . Regrettably, refusing to ask for advice means components have to die an untimely (and expensive)) death, This can be avoided by ringing up 'Technical Queries' Why muddle through and let vourselves in for unpleasant and often explosive shocks?

If in doubt, give a shout! Our editorial staff will be pleased to assist you with your projects at all

Earlier articles:

times

1. The Junior Computer: May 1980. p. 5-08. Introducing the computer,

2. 8K RAM + 4. 8 or 16K EPROM on a single card; Elektor September 1980, p. 9-04, Universal memory expansion. 3. Elektor µP's; Elektor May 1980,

p. 5-04. The various microcomputer systems published in Elektor. 4. The Junior Computer memory card:

Elektor, October 1980, p. 10-22, How to connect the card to the Junior Computer.

5. The Junior Computer Book 1, the practical introduction to a powerful system; Elektor Publishers Ltd. ISBN 0 905705 05x, Copyright 1980

6. Junior's growing up; Elektor, February 1981, p. 2-16. The short and long-term outlook. 7. Text display on the Junior Computer:

Elektor March 1981, p. 3-36. A seven-segment alphabet enables written texts to be displayed.

coming soon...

Computer extension hoards

Junior is growing up, so he needs more memory. He will also be provided with a cassette and a printer interface, plus the associated software.

The TV games computer could also do with more RAM, and this will be taken care of in the near future



Junior Computer Book 2

It's on the way — details will be announced shortly. Editing, assembling and the monitor routines are all dealt with in detail.



Speech synthesis

In theory and practice, It has always been a challenge to make a computer talk — and now it is becoming feasible, at a reasonable cost



And more . . .

- camping c(1)ock
- square/sinewave generator
- storage 'scope
 scrambler
- scramble
- measure miles on the map



market

Mini audible alarm

A sub-ministure IC Electronic Buzzar rype MMB-01 is now available from STAR. High afficiency is obtained in this small-fluid buzzar through the use of a cestion IC. As all circuitry is solid stees, the MMB's simplicity of design provides high reliability not lound in conventional make and brank "type doubt on the conventional make and brank" type or which require maintenance, and R.F. noise or which require maintenance, and R.F. noise



P. Caro & Associates Ltd, 2347 Coventry Road, Sheldon, Birmingham B26 3LS, Talenhone: 021-742 1328

(1931 M)



Possibly the smallest electronic buzzer in the world, it measures 18 x 14 x 11 mm and weight 5 greens, it operates from \$1.1:2.0 volt DC supply. Sound output is 70 dB at 20 cm and current consumption is 15 mA maximum miking it suitable for use on portable and battery-operated equipment where a reliable

audible warning is needed.

STAR Manufacturing Company Ltd.,
Walmar House, Room 313,
296 Regent Street,
London W1.

Telephone: 01 - 637 0555

(1927 M1

Sua-miniature toggle switchas

P. Caro and Associates of Birmingham can now offer Irom stock a new range of advanced sub-ministure switches which are designed for direct PC mounting Called the UT sense, the switches are all three position and can be provided in single or double-pole double-throw versions with straight or right angled terminals.

All terminals have standardised 2,54 mm



Portable scanner

The CMS 100 bettery powered with scenars from ON Mechanis 7 not (ULI Ltd. greetly simplifies the task of identifying wire ends when assembling cabils harmsess and siliminates arrors. One and of the cable, wired and the large and though the operator's body by a finger ring attachment. The operator is not countered to the control of the con

An automatic sequential step allows the user to identify all wres in a bunch until the correct one is found, and numbers are indicated on alliquid crystal display.



In addition, the unit can be used to test an assembled unit by using low impedence which is not influenced by body contact.

OK Machine & Tool (UK) Ltd,
Dutton Lane,

Dutton Lane, Eastleigh, Hents SO5 4AA, Telephone: 0703 610944

(1933 M)



market

GPIR Analyser

GFIB ARBlyser

Model (BBI GPIB Analyser ennounced by WASEC is an invaluable accessory for all personal constraints which use the IEEE 488 personal constraints which use the IEEE 488 personal constraints which use the IEEE 488 personal representation of the IEEE 488 personal representation of the IEEE 488 personal representation and troubleshooting of systems incorporating GPIB compatible processors such as the ASEGD, Apple, Commodore PET, Health Teckach 49758 and Resound Mechines

15 LEDs monitor the GPIB signals with Individual switch control over each line. Using the Single Step Listaner facility the model 4881 can display system activity ellowing the user to check through seek But transaction one at a time. Alternatively, as a Talker, the Analyser can output switch selected date bytes to a Listaner either in a continuous or a Single Step model.

Single Step mode

As a Controllar model 4881 can send Bus
Commends and control the Bus management
signals ATN, EOI, SRQ, REN and IFC. This
parmits complete tests to be mide on Bus
Systems at a simple level prior to attempting
to the complete Rus progress.



where it is necessary to know the total running hours of equipment (Bailers, Machinary etc), and will also provide accurate measurement of intervals between servicing. Voltage ranges are 6-440 V a.c., and 6-487 V d.c., with a choice of mounting plets of required. A spring residing clip alliminates the need for fixing access.

Military style and plug-in versions are available, the CH-6 is suitable for 35 mm standard DIN reil fixing.

£ B.55 ettrective discounts for quantity
Roger Hesler,
Freper Electronics Ltd,
119. Newland Street.

119, Newland Street, Witham, Essex CM8 1BE

(1932 M)

marke

New servo amplifier IC

cost servo-amplifier suitable for use in general industrial applications, Ferrant Electronics Limited has developed and is now offering the ZN409CE, a servo-amplifier device in a 19-3 mm istandard length duel in-fine pieckage.

This use of stendard packaging has enabled.

This use of standard packaging has anabled a the Company to market the new product as pricing level which is some twenty five per cant below that of the popular and will established ZM419CE servo-amplifier, which in its shorter length package (17,78 mm) was specifically designed for use in areas where available space was limited.

available space was limited Both the ZN409CE and ZN419CE have the same specifications, either being idsel for inclusion in a vierety of pulsewidth position control is industrial equipment control. The tool devices are also well suited for use in mother specifications.

Farranti Electronics Ltd., Fields New Road, Chadderton, Oldham, Lancs OL9 8NP Talaphone: 061-624-0515

(1924 M)




Model 4881 is fully portable, salf contened and is powered from any 240 V. 60 Hz supoly. A top-0-panel GPIB connector feelitate easy CRO monitoring of Bus signals and a simple adapter effords connection to the IEC 625.1 Instrumentation 8us

Seles Department, WASEC, 45 Hurstcourt Road, Sutton, Surrey SM1 3JF, Talaphone: 01 669 2423

(1925 M)

Low cost elapsed time indicators Freder Electronics have been appointed U.K.

distributors for a range of alapsed time indicators, manufactured by one of the foramost Swiss Instrument companies. Designated the CH 6, their smell size and low cost make them ideal for use in applications





18881

Colourful cabinets

A new lightweight series of 19" instrument cabinets, celled the E2000 range, is being launched by Dotime Enclosures Ltd.

Issunched by Optime Enclosures Ltd.
Bill almost enorthy from aluminium, the
E2000 is swellable in 2, 3, 4 and SLI hallow
E2000 is swellable in 2, 3, 4 and SLI hallow
Incorporating objects being parel impurition
brackets, Interior dimensions are thus identiical to corresponding size of existing Optima
19" cobiness for heavy duty applications, but
the E2000 fafes comaidments among in
weight and price to make it particularly
weight and price to make it particularly
medium, etc.



One added attraction of the E2000 is that apart from its bold modern styling, it can be supplied in any single or two-colour veriation from the Optime range of 12 standard colours. Outcon Smith, Marketing Manager, Optime Enclosures Life.

Macmerry, Transnt, East Lothian EH33 1EX. Telaphona: 0875 610747

/1022 MI



ment or weighting systems, where a varieble offset or tare is required. Display becklighting is a customer option. The meter is supplied with brackets for front or rear panel

mounting.
Lescar Electronics Limited,
Unit 1, Thomasin Road,
Burnt Mills, Basildon,
Essay SS13 11 H

Telephone Besildon (0268) 727383 (1934 M)

A Supermum for Nascom 1

A low cost multi-purpose motherboard that turns the besic Nascom-1 into a sophisticated and extensively supported microcomputer system, is evallable from Gemini Microcomputers of Amersham, Bucks,

Approprietaly named "Suparmum" the composite board contains a five-old motherboard, a 5 A power supply and a buffar board which interfaces the Naccom-1 to the five-cord bus. The buffar section also includes a reset jump facility — a feature not normally found on expanded Naccom-1 systems. The power supply, fad from a separate

responser supply, fed from a separate transformer, is more than sufficient for the Nescom-1, the Supermum itself and up to five Nesbus expansion boards. It provides:

five Nesbus expansion board +5 V et 5 A +12 V et 1 A

-5 V et 1 A -12 V et 100 mA As a 12" x 8" propy

As a 12" x 8" piggy back board, Supermum has fixing holes in line with those on a Nascom-1. By using specers the board can be mounted directly above the Nascom.

Supermum is supplied in kit form complete with adje connectors for £85 plus VAT. (post end packing £2 50 plus VAT extra)

Gemin Microcomputers Ltd,
Oskfalid Connectors

Sycamore Roed,

Americkan Opicie.

(1926 M)

Honby kits

Taleghone: 02403 22207

DK Mechine & Tool (UK) Ltd's new Hobby Products Division is now offering a range of silicon chip based hobby kits, on a mail order or credit card 'phone-in basis for between £ 3.99 and £ 8.60. Anyone aged 12 and over



cen assemble one of these kits by tollowing the very comprehensive instructions. The five initial kits are quick reaction, electronic dice, digital roulate, morrae code and selectronic organ, all of which can be assembled and repacked in their original plastic packs.

ON Meanume A Tool (UK) Littl

Dutton Lane, Eastleigh, Hants SO5 4AA, Talanhora, 0703 510944


(1928 M)

Ultra low power DPM

This new LCD meter is claimed to be the first of a new generation of DPMs, giving at least ten times the bettery life of any existing type. A PP3 bettery will power the meter for typically two years, if operated for eight hours a day, seven days a week.

LCD weach manufacturing rechniques are used to reduce the depth to a minimum, the meter being littled into a DIN bazel of 72 mm x 36 mm. The 0.6" (15 mm) digits can be read at distances of up to ten matrix, and the display contains many other useful enuncators. The totally fluidy face makes it easy to screen print any other logo or segmenting unit onto the display.

Other standard features include a Oignal Hold facility. Auto-zero, Auto-polarity, External bandgap reference for maximum stability, single-zail supply of 5 - 18 V d.c. drawing 200 sA, programmable decimal points and a 200 mV full scale deflection. The DPM can be used in single endoc, differential or ratiometric modes, and may also be used in applications such as temperature measures.



market

Collet lock BNC connector

Greenper Connectors Limited have introduced a completely new countries maye intromate with standard BNC sockets which provides a significant improvement in screening over the conventional RMC plus Known as the Collet Lock BNC series, the new connector has been developed by Greenper in response to a suggestion by the Office which required a connector of curerior performance when testing multi-coaviel installations for cross telk, Applications which could benefit from the new connector include sny installation requiring a consistent and high level of screening performance and include both test leboratory and field service applications. In both great its compatibility with standard BNC sockets anables system performances to be improved without changing fixed connectors



The attenment of high screening levels has been achieved through the use of an extrant sollest which locks over the mating socket body finance the designation. Collet Lock BNC). This collet replaces the normal BNC septiment of the coupling serve locks the collet, and echieves high force, low resistance contact which functions independently of the normal BNC functions and permitted the normal BNC.

Varients of the design are available both for normal double-screened coaxiel cables and also for superscreened cables of the type developed by the United Kingdom Atomic Energy Autority.

(1927 M)

Pet Janes, Greenper Connectors Limited, P.O. Box 15, Station Works, Harlow, Essex CM20 2ER, Telephone: 0279 27192

Electronic module hoves

Frepar Electronics of Witham have been appointed sole U.K. agents and distributors for a range of module boxes manufactured in Germany.

These boxes (size 12 x 52, height 106 mm) have built-in edge connectors ellowing up to 12 connection terminals.



They are simple to use - the base unit is screwed onro equipment or wells with the wires inserted into the sorings. The front panel with all the electronic metres switches etc is then simply plurged into the hare and held by two screws ideal for all those right corners. Very inexpansive - the case (complete essembly with 12 serminate - note placed contact springs - is only £ 8.50. The cover is moulded from impact resistent polystyrol or. at eliability aware most moulded from ABC which gives a much higher temperature rating. The boxes can be supplied complete with printed circuit board reedy to screen end is ideal for prototype use. Labels for the front nanel can be supplied manufactured from exther PVC or Paper. Franar Electronics Ltd.

Frapat Electronics Ltd. 119, Newland Road, Withern Essex CM8 18E

(1929 MI

Micro-sized mechanical filters

The present trends of ministurisation in broadcast redio receiver equipment have led TOKO to develop the world's smallest series of IF filters for broadcast and communications receivers.

Clockwise from the right, the photograph shows the CFL ceremic AM IF litter — available for the range 450-470 kHz with a nominal Rulki herolysth et —6 IR.

Next is the CMFC - designed for an ultra low



profile in the increasing use of thick film techniques and offering an electrical performance equivalent to the CFMS (far left of picture). Both the CFMC and the CFMS offer selectivity equivalent to three conventional single tuned IF transformers in the frequency renge 450-530 kHz, (Including the proposed 526.6 kHz for the CARFAX traffic infor-

miston system). The ermaining fitter is the CFSKM FM IF if lifet, which is a derivative of the stendard fifter, which is a derivative of the stendard conflictent fitters for use in widebland FM IF systems. The available bandwidths are. 200 kHz (CFSKM I) and 200 kHz (CFSKM I) and 200 kHz (CFSKM I) and 200 kHz (CFSKM I) be used as to confine fitter in dual conversion responses are kept below ~4.0 db in the range 612 MHz, enabling the CFSKM to be used as a cooling fitter in dual conversion reservers.

200 North Seruce Road

Brentwood, Essex, CM14 4SG. Telephone: 0277 230909

Miniature high value inductors

The 10RBM is a high 'Q', high stability LF inductor with farrite bobbin and shroud core for applications from 10 kHz to 200 kHz. Despite its very compact dimensions, the 10RBM spans the range 560 uH to 15 mH in E12 series with Q values as high as 100.



The 10RSB is similar to the 10RBM but with a shiald case to prevent interaction from strey electrostatic fields. The same basic electrical parameters apply to the 10RBM as for the 10RBM, except that 'Q' is slightly degreded,'

Ambit International, 200 North Service Roed, Brantwood, Essex, CM14 4SG. Telephone: 0277 230909

(1930 M)



A.36 — elektor april 1981

market walket

Snap-in Fibre Optic Link

Avertible for under £35, the new HEBR 5000 Shapin Fine Opinc Link is a TTL compatible fiber opinc link Hewlert-Packerd supplies, in kit form and so discrete units, all of the elements of the link including transmitter, £5TL/TIL compatible receiver, one millimitris core dismester plastic fiber in bulk or seminated lengths, connectors that are quick end seep to attach, and a polishing at the connectors stap in the fluid in-filias transmitter and species modulas when the form of the connection of the connection of form of the connection of the connection of form of the connection of fluid in-filias transmitter and species modulas when the form of form of the connection of fluid in-filias form of fluid in-filias fluid in-filias

The BRIGHOUS series Filips Opinic Link can be used for low cost, short largely history or intra-system data links to solve commode or mint-system data links to solve commode or help vottage holdion problems. Because the receiver has an internal shield, it is resistant to Electromagnatic Interference and may be used in high EMI applications. HP's Fibrer Opic Link may also be used to meet Electromagnatic Competibility (EMC) spon circultural problems of the MC and shifty requirements of the MC and shifty requirements.

The grey piestic HFBR-1500/1 transmitter incorporates a 685 nm LEO and can be easily interfead to logic families with an open traffead to logic families with an open collector TTL buffer gate. The blue plestic HFBR-2500 Reseaver incorporates an integrated photo detector a shielded wide beandwidth d.c. ampliffer, and open collector output circuit. It is competible with most 45 wort logic families and has 8 d.c. to

10 MBaud dans rate.
The HFBR-3500, 1 mm core, fibre optic ceble is terminated in colour-cooled snap-in plastic connectors. Terminated limits of ceble are available in 0.1 matrix increments and may be proceeded in 0.2 matrix increments and may be supportioned apparently from the transmitter and ceble in 0.1 matrix increments and may be supported by the colour of the ceble. HFBR-359017, can easily be steminated with the HFBR-4510 (gray) and HFBR-4511 (blus) connectors, then firshed with the HFBR-4519 foliation Kitt. The plastic connectors are designed for quick installation with a minimum of 100th and no

The cable 3 I mm core diameter matches the critica rates of the transmitter and receiver for maximum light coupling. Access is available to both the andoes and cathode pars of the transmitter LED to allow the system designar to optimize system leyout and parformance by implamenting the proper drive configuration. Detailed information is included in the strin Application Note 1000, Designing with Link's.

In quantities of one to 99, the HFBR-0500 Snep-in Fibre Optic Link kit is £ 32 67 and it is stocked at Hewlett-Peckerd authorised distributors

Hewist-Packerd Ltd, Krig Street Lune, Winnersh, Wakingham, Barks RG11 5AR, Telephone (0734) 784 774

11869 MI

Bench-top frequency standard

A new basch-too frequency standard from CSC, the Model 4610, provides a source of discrets, selectable precision frequencies for a highly eccures agent source. A 10 MHz presumon crystal over coefficient gwest an eccurery within ± 0.5 parts in 10° from 0° to 40°C, and the provision of only two 0°C to 40°C, and the provision of only two only the country of the provision of only two only the country of the coun

The CSC Model 4401 has two d.c.coupled outputs available via front-penal BNC connectors. One output silveys provides a 10 MHz supera wave signal, while the other 'selectioutput provides any one of 24 discrets, selectable output from 0.1 Hz to SMLz. This frequency-select purbbutton cover a range of 0.1 Hz to 10 MHz m into deceded stape, while the multiplier control gives a selection of 1.3, 2. Var 5.7 xml tipplication festors.

Both outputs have a 50 Ω impedence, are competible with TTL logic, and are short circuit protected Square-wave rise and fell times are 20 ns. Eight front-penal light-amting diodes indicate the selected frequency decade, and an additional 'oven-ready' indicator is provided.

The 10 MHz crystal oscillator is ovencontrolled at 55°C, and is fectory-calibrated to the National Bureau of Standards, Ageing is



less than one pert in 10° per year. The crystal oven normally takes between three and five minutes before it reaches operating temperature and the unit locks on to the correct framemory.

irregulatory. The 4401 is ideally surfect to applications such The 4401 is cleally surfect to applications are so the calibration of oscilloscopes, timers and frequency counters, as a precision clock source for microproposators, or as a precision clock in time reference in the laboratory, feld-survices, educational or industrial environments, It measures: 76 x 284 x 178 mm, and weights

Continental Specialties Corporation, Shire Hill Industrial Estara, Saffron Walden

Essex, CB113AO

CB11 3AU, Telephone, (0799) 21682

/1074 M


Miniature low cost relays

The RBU sense relay is a flux resistant PC mounting raley with two pole champsows contests, sech capable plandling 2.4 at 24 VDC, Stock types are provided with 10 · 12 VDC 320 ohm coils, sithough envisuals from 34 Vo 244 can be accompdated to order, Lufs expectancy is a minimum of 10 million mechanical cycles, with 100,000 cycles for the contests when run at maximum sense; if the run at maximum sense; if



The RCU raley is one of the smellest changeour relays wavelable (saxduding 705 types). It is a single pole unit, capable of switching 2.4 at 100 VAC The 'stock' coil is a 10 · 12 VDC 320 ohm winding athough 3 · 24 vi swillable to order. Life expectancy is the same as for the RBU raley Applications of both these relays include applications of both these relays include ramotes control systems set. The RBU costs of the RBU raley of the ramote control systems set. The RBU costs of the ramotes control systems set. The RBU costs of the ramotes control systems set. The RBU costs of the ramotes control systems set. The RBU costs of the ramotes control systems set. The RBU costs

respectively
Ambit International,
200 North Service Road,
Brentwood,
Essex CM14 4 SG,
Telephone: (0277) 230909



Create One Yourself!



Aura and WERSI Show You How

Create one of Wersl's electronic organs by building it unstell from an easy to build bit. Greate a perfect match in decor by picking a spinet or console in contemporary or traditional styling, Greate your own personalized instrument by picking just those features that fit your playing style.

Create your own custom electronic organ by having WERSI build it for you. Create the keyhoard instrument that exactly fits your needs in styling and features. Create a lifetime investment with WERSPa unique updating system which allows you to ADD new features in the future.

Want to know more about WERSI? AURA SOLNDS are the first company to successfully market WERSI? Organs and kits in the U.K. Our technical telephone support service is second to cone. There's a friendly welcome and free demonstration at our three showrooms. Pill in the coupon and enclose a chequel P.O. for £100 payable to AURA SOUNDS

LTD. POR IMMEDIATE ACTION TELEPHONE 01-668 8733 24 HOUR ANSWERING SERVICE, QUOTING ACCESS/BARCLAYCARD NUMBER,

AURA SOUNDS LTD 14.15 Royal Oak Centre, Brighton Rd, Purley, Surrey, Tel. 01-668 9733

17 Upper Charter Arcade, Barnsley, Yorkshire, Tel. (0226) 5248.
1729 Coventry Road, Sheldon, Birmingham. Tel. 021:707 8244.

Please send me the full colour WERSI Catalogue,
I enclose cheque/P,O, for £1.

NAME

ADDRESS

Send to Aura Sounds Ltd., 14/15 Royal Oak Centre, Brighton Road, Purley, Surrey.

AND AURA SOUNDS — THE WINNING COMBINATION